




1、对电路图进行编译，编译成功后，先确定管脚芯片型号；

- D:/EDA/quartus/quartus13/jsq/m24 - m24



2、选中器件后，进行管脚绑定；

D:/EDA/quartus/quartus13/jsq/m24 - m24



Pin Planner - D:/EDA/quartus/quartus13/jsq/m24 - m24

File Edit View Processing Tools Window Help

Search altera.com

Top View - Wire Bond
Cyclone IV E - EP4CE6F17C8

Report not available

Groups Report

Tasks

Run Anal

Early Pin


Filter: Pins: all

Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard
in clk	Input	PIN_E1	1	B1_N0	2.5 V (default)
out m6_dout[6]	Output				2.5 V (default)
out m6_dout[5]	Output				2.5 V (default)
out m6_dout[4]	Output				2.5 V (default)
out m6_dout[3]	Output				2.5 V (default)
out m6_dout[2]	Output				2.5 V (default)
out m6_dout[1]	Output				2.5 V (default)
out m6_dout[0]	Output				2.5 V (default)
out m6_pout[3]	Output				2.5 V (default)
out m6_pout[2]	Output				2.5 V (default)
out m6_pout[1]	Output				2.5 V (default)
out m6_pout[0]	Output				2.5 V (default)
<<new node>>					

此处填入需要绑定的管脚号

0% 00:00:00

3、 绑定完成后，如下所示



绑定管脚后，一定要重新全编译，完成再下载到 FPGA 运行。切记！切记！切记！

4、 保存、调用绑定好的管脚:

在菜单栏选择 Assignments—>Export Assignments，打开图 4.8 所示窗口

选择文件保存路径，保存管脚配置文件

下次需要加载以前保存的管脚配置文件，在菜单栏选择 Assignments—>Import Assignments，打开图 4.9 所示对话框，找到前面保存的配置文件，点击 OK 按钮，加载设置




图 4.8 Export Assignments 对话框







图 4.9 Import Assignments 对话框

5、 下载到 FPGA 中：




或者点击快捷键






硬件设置完毕，



usb-blaster 驱动正常，即可

点击 start



开始下载，下载完成

后在板级验证结果是否正确。

