

# Tarjeta de Referencia para RISC-V Abierto ①

Instrucciones Base para Enteros: RV32I y RV64I					Instrucciones Privilegiadas RV					
Categoría	Nombre	Fmt	RV32I Base	+RV64I	Categoría	Nombre	Fmt	Mnemónico RV		
Shifts	Shift Left Logical	R	SLL rd,rs1,rs2	SLLW rd,rs1,rs2	Excep.	Mach-mode trap return	R	MRET		
	Shift Left Log. Imm.	I	SLLI rd,rs1,shamt	SLLIW rd,rs1,shamt		Supervisor-mode trap return	R	SRET		
	Shift Right Logical	R	SRL rd,rs1,rs2	SRLW rd,rs1,rs2	Interrupciones		Wait for Interrupt	R	WFI	
	Shift Right Log. Imm.	I	SRLI rd,rs1,shamt	SRLIW rd,rs1,shamt	MMU	Virtual Memory FENCE	R	SFENCE.VMA rs1,rs2		
	Shift Right Arithmetic	R	SRA rd,rs1,rs2	SRAW rd,rs1,rs2		Ejemplos de las 60 Pseudoinstrucciones RV				
Aritmética	Shift Right Arith. Imm.	I	SRAI rd,rs1,shamt	SRAIW rd,rs1,shamt	Branch = 0 (BEQ rs,x0,imm)		J	BEQZ rs,imm		
	ADD	R	ADD rd,rs1,rs2	ADDW rd,rs1,rs2	Jump (uses JAL x0,imm)		J	J imm		
	ADD Immediate	I	ADDI rd,rs1,imm	ADDIW rd,rs1,imm	MoVe (uses ADDI rd,rs,0)		R	MV rd,rs		
	SUBtract	R	SUB rd,rs1,rs2	SUBW rd,rs1,rs2	RETurn (uses JALR x0,0,ra)		I	RET		
	Load Upper Imm	U	LUI rd,imm							
Add Upper Imm to PC	U	AUIPC rd,imm								
Lógica	XOR	R	XOR rd,rs1,rs2	Loads	C.LW	rd',rs1',imm	LW	rd',rs1',imm*4		
	XOR Immediate	I	XORI rd,rs1,imm		CL	C.LWSP rd,imm	LW	rd,sp,imm*4		
	OR	R	OR rd,rs1,rs2		CL	C.FLW rd',rs1',imm	FLW	rd',rs1',imm*8		
	OR Immediate	I	ORI rd,rs1,imm		CI	C.FLWSP rd,imm	FLW	rd,sp,imm*8		
	AND	R	AND rd,rs1,rs2		CL	C.FLD rd',rs1',imm	FLD	rd',rs1',imm*16		
Comparación	AND Immediate	I	ANDI rd,rs1,imm	CI	C.FLDSP rd,imm	FLD	rd,sp,imm*16			
	Set <	R	SLT rd,rs1,rs2	Stores	CS	C.SW rs1',rs2',imm	SW	rs1',rs2',imm*4		
	Set < Immediate	I	SLTI rd,rs1,imm		CSS	C.SWSP rs2,imm	SW	rs2,sp,imm*4		
	Set < Unsigned	R	SLTU rd,rs1,rs2		CS	C.FSW rs1',rs2',imm	FSW	rs1',rs2',imm*8		
	Set < Imm Unsigned	I	SLTIU rd,rs1,imm		CSS	C.FSWSP rs2,imm	FSW	rs2,sp,imm*8		
Branches	Branch =	B	BEQ rs1,rs2,imm		CS	C.FSD rs1',rs2',imm	FSD	rs1',rs2',imm*16		
	Branch ≠	B	BNE rs1,rs2,imm	CSS	C.FSDSP rs2,imm	FSD	rs2,sp,imm*16			
	Branch <	B	BLT rs1,rs2,imm	Aritmética	CR	C.ADD rd,rs1	ADD	rd,rd,rs1		
	Branch ≥	B	BGE rs1,rs2,imm		CI	C.ADDI rd,imm	ADDI	rd,rd,imm		
	Branch < Unsigned	B	BLTU rs1,rs2,imm		CI	C.ADDI16SP x0,imm	ADDI	sp,sp,imm*16		
Branch ≥ Unsigned	B	BGEU rs1,rs2,imm	CIW		C.ADDI4SPN rd',imm	ADDI	rd',sp,imm*4			
Jump & Link	J&L	J	JAL rd,imm		CR	C.SUB rd,rs1	SUB	rd,rd,rs1		
	Jump & Link Register	I	JALR rd,rs1,imm	CR	C.AND rd,rs1	AND	rd,rd,rs1			
Sinc.	Synch thread	I	FENCE	CI	C.ANDI rd,imm	ANDI	rd,rd,imm			
	Synch Instr & Data	I	FENCE.I	CR	C.OR rd,rs1	OR	rd,rd,rs1			
Ambiente	CALL	I	ECALL	CR	C.XOR rd,rs1	AND	rd,rd,rs1			
	BREAK	I	EBREAK	CR	C.MV rd,rs1	ADD	rd,rs1,x0			
					CI	C.LI rd,imm	ADDI	rd,x0,imm		
					CI	C.LUI rd,imm	LUI	rd,imm		
Control Status Register (CSR)	Read/Write	I	CSRRW rd,csr,rs1	CI	C.SLLI rd,imm	SLLI	rd,rd,imm			
	Read & Set Bit	I	CSRRS rd,csr,rs1	CI	C.SRAI rd,imm	SRAI	rd,rd,imm			
	Read & Clear Bit	I	CSRRC rd,csr,rs1	CI	C.SRLI rd,imm	SRLI	rd,rd,imm			
	Read/Write Imm	I	CSRRWI rd,csr,imm	CB	C.BEQZ rs1',imm	BEQ	rs1',x0,imm			
	Read & Set Bit Imm	I	CSRRSI rd,csr,imm	CB	C.BNEZ rs1',imm	BNE	rs1',x0,imm			
Read & Clear Bit Imm	I	CSRRCI rd,csr,imm	Jump	CJ	C.J imm	JAL	x0,imm			
Loads	Load Byte	I		LB rd,rs1,imm	CR	C.JR rd,rs1	JALR	x0,rs1,0		
	Load Halfword	I	LH rd,rs1,imm	Jump & Link	CJ	C.JAL imm	JAL	ra,imm		
	Load Byte Unsigned	I	LBU rd,rs1,imm		CR	C.JALR rs1	JALR	ra,rs1,0		
	Load Half Unsigned	I	LHU rd,rs1,imm	Sistema	Env. BREAK	CI	C.EBREAK	EBREAK		
	Load Word	I	LW rd,rs1,imm							
Stores	Store Byte	S	SB rs1,rs2,imm							
	Store Halfword	S	SH rs1,rs2,imm							
	Store Word	S	SW rs1,rs2,imm							
</										

# Tarjeta de Referencia para Abierto



Extensión Opcional de Instrucciones de Multiplicación y División: RVM						Extensión Opcional Vectorizada: RVV					
Categoría	Nombre	Fmt	RV32M (Mult.-Div.)			+RV64M			Nombre	Fmt	RV32V/R64V
Multiplicación	MULTiply	R	MUL	rd,rs1,rs2		MULW	rd,rs1,rs2		SET Vector Len.	R	SETVL rd,rs1
	MULTiply High	R	MULH	rd,rs1,rs2					MULTiply High	R	VMULH rd,rs1,rs2
	MULTiply High Sign/Uns	R	MULHSU	rd,rs1,rs2					REMAinder	R	VREM rd,rs1,rs2
	MULTiply High Uns	R	MULHU	rd,rs1,rs2					Shift Left Log.	R	VSLL rd,rs1,rs2
División	DIVide	R	DIV	rd,rs1,rs2		DIVW	rd,rs1,rs2		Shift Right Log.	R	VSRL rd,rs1,rs2
	DIVide Unsigned	R	DIVU	rd,rs1,rs2					Shift R. Arith.	R	VSRA rd,rs1,rs2
Residuo	REMAinder	R	REM	rd,rs1,rs2		REMW	rd,rs1,rs2		Load	I	VLD rd,rs1,imm
	REMAinder Unsigned	R	REMU	rd,rs1,rs2		REMUW	rd,rs1,rs2		Load Strided	R	VLDS rd,rs1,rs2
Extensión Opcional de Instrucciones Atómicas: RVA											
Categoría	Nombre	Fmt	RV32A (Atómico)			+RV64A					
Load	Load Reserved	R	LR.W	rd,rs1		LR.D	rd,rs1		Store	S	VST rd,rs1,imm
Store	Store Conditional	R	SC.W	rd,rs1,rs2		SC.D	rd,rs1,rs2		Store Strided	R	VSTS rd,rs1,rs2
Swap	SWAP	R	AMOSWAP.W	rd,rs1,rs2		AMOSWAP.D	rd,rs1,rs2		Store indexed	R	VSTX rd,rs1,rs2
Suma	ADD	R	AMOADD.W	rd,rs1,rs2		AMOADD.D	rd,rs1,rs2		AMO SWAP	R	AMOSWAP rd,rs1,rs2
Lógica	XOR	R	AMOXOR.W	rd,rs1,rs2		AMOXOR.D	rd,rs1,rs2		AMO ADD	R	AMOADD rd,rs1,rs2
	AND	R	AMOAND.W	rd,rs1,rs2		AMOAND.D	rd,rs1,rs2		AMO XOR	R	AMOXOR rd,rs1,rs2
	OR	R	AMOOOR.W	rd,rs1,rs2		AMOOOR.D	rd,rs1,rs2		AMO AND	R	AMOAND rd,rs1,rs2
		R	AMOOOR.W	rd,rs1,rs2		AMOOOR.D	rd,rs1,rs2		AMO OR	R	AMOOOR rd,rs1,rs2
Min/Max	MINimum	R	AMOMIN.W	rd,rs1,rs2		AMOMIN.D	rd,rs1,rs2		AMO MINimum	R	AMOMIN rd,rs1,rs2
	MAXimum	R	AMOMAX.W	rd,rs1,rs2		AMOMAX.D	rd,rs1,rs2		AMO MAXimum	R	AMOMAX rd,rs1,rs2
	MINimum Unsigned	R	AMOMINU.W	rd,rs1,rs2		AMOMINU.D	rd,rs1,rs2		Predicate =	R	VP EQ rd,rs1,rs2
	MAXimum Unsigned	R	AMOMAXU.W	rd,rs1,rs2		AMOMAXU.D	rd,rs1,rs2		Predicate ≠	R	VP NE rd,rs1,rs2
Dos Extensiones de Instrucciones Opcionales de Punto Flotante: RVF & RVD											
Categoría	Nombre	Fmt	RV32F{D} (SP,DP,FL,Pt.)			+RV64F{D}					
Move	Move from Integer	R	FMV.W.X	rd,rs1		FMV.D.X	rd,rs1		Predicate AND	R	VP AND rd,rs1,rs2
	Move to Integer	R	FMV.X.W	rd,rs1		FMV.X.D	rd,rs1		Pred. AND NOT	R	VP ANDN rd,rs1,rs2
Conversión	ConVerT from Int	R	FCVT.{S D}.W	rd,rs1		FCVT.{S D}.L	rd,rs1		Predicate OR	R	VP OR rd,rs1,rs2
	ConVerT from Int Unsigned	R	FCVT.{S D}.WU	rd,rs1		FCVT.{S D}.LU	rd,rs1		Predicate XOR	R	VP XOR rd,rs1,rs2
	ConVerT to Int	R	FCVT.W.{S D}	rd,rs1		FCVT.L.{S D}	rd,rs1		Predicate NOT	R	VP NOT rd,rs1
	ConVerT to Int Unsigned	R	FCVT.WU.{S D}	rd,rs1		FCVT.LU.{S D}	rd,rs1		Pred. SWAP	R	VP SWAP rd,rs1
Load	Load	I	FL{W,D}	rd,rs1,imm		Convención de Llamadas			MOVE	R	VMOV rd,rs1
Store	Store	S	FS{W,D}	rs1,rs2,imm		Registro	Nomb. ABI	Saver	ConVerT	R	VCVT rd,rs1
Aritmética	ADD	R	FADD.{S D}	rd,rs1,rs2		x0	zero	---	ADD	R	VADD rd,rs1,rs2
	SUBtract	R	FSUB.{S D}	rd,rs1,rs2		x1	ra	Caller	SUBtract	R	VSUB rd,rs1,rs2
	MULTiply	R	FMUL.{S D}	rd,rs1,rs2		x2	sp	Callee	MULTiply	R	VMUL rd,rs1,rs2
	DIVide	R	FDIV.{S D}	rd,rs1,rs2		x3	gp	---	DIVide	R	VDIV rd,rs1,rs2
	SQuare RooT	R	FSQRT.{S D}	rd,rs1		x4	tp	---	SQuare RooT	R	VSQRT rd,rs1,rs2
Mult-Suma	MULTiply-ADD	R	FMAADD.{S D}	rd,rs1,rs2,rs3		x5-7	t0-2	Caller	MULTiply-ADD	R	VFMAADD rd,rs1,rs2,rs3
	MULTiply-SUBtract	R	FMSUB.{S D}	rd,rs1,rs2,rs3		x8	s0/fp	Callee	MULTiply-SUB	R	VFMSUB rd,rs1,rs2,rs3
	Negative Multiply-SUBtract	R	FNMSUB.{S D}	rd,rs1,rs2,rs3		x9	s1	Callee	Neg. Mul.-SUB	R	VFNMSUB rd,rs1,rs2,rs3
	Negative Multiply-ADD	R	FNMADD.{S D}	rd,rs1,rs2,rs3		x10-11	a0-1	Caller	Neg. Mul.-ADD	R	VFNMADD rd,rs1,rs2,rs3
Sign Inject	SIGN source	R	FSGNJ.{S D}	rd,rs1,rs2		x12-17	a2-7	Caller	SIGN inject	R	VSGNJ rd,rs1,rs2
	Negative SIGN source	R	FSGNJN.{S D}	rd,rs1,rs2		x18-27	s2-11	Callee	Neg SIGN inject	R	VSGNJN rd,rs1,rs2
	Xor SIGN source	R	FSGNJX.{S D}	rd,rs1,rs2		x28-31	t3-t6	Caller	Xor SIGN inject	R	VSGNJX rd,rs1,rs2
Min/Max	MINimum	R	FMIN.{S D}	rd,rs1,rs2		f0-7	ft0-7	Caller	MINimum	R	VMIN rd,rs1,rs2
	MAXimum	R	FMAX.{S D}	rd,rs1,rs2		f8-9	fs0-1	Callee	MAXimum	R	VMAX rd,rs1,rs2
Comparación	compare Floa	R	FEQ.{S D}	rd,rs1,rs2		f10-11	fa0-1	Caller	XOR	R	VXOR rd,rs1,rs2
	compare Float <	R	FLT.{S D}	rd,rs1,rs2		f12-17	fa2-7	Caller	OR	R	VOR rd,rs1,rs2
	compare Float ≤	R	FLE.{S D}	rd,rs1,rs2		f18-27	fs2-11	Callee	AND	R	VAND rd,rs1,rs2
Categoriz.	CLASSify type	R	FCLASS.{S D}	rd,rs1		f28-31	ft8-11	Caller			
Configuración	Read Statu	R	FCSR	rd		zero		Hardwired zero	SET Data Conf.	R	VSETDCFG rd,rs1
	Read Rounding Mode	R	FRRM	rd		ra		Return address	EXTRACT	R	VEXTRACT rd,rs1,rs2
	Read Flags	R	FRFLAGS	rd		sp		Stack pointer	MERGE	R	VMERGE rd,rs1,rs2
	Swap Status Reg	R	FCSR	rd,rs1		gp		Global pointer	SELECT	R	VSELECT rd,rs1,rs2
	Swap Rounding Mode	R	FSRM	rd,rs1		tp		Thread pointer			
	Swap Flags	R	FSFLAGS	rd,rs1		t0-0,ft0-7		Temporaries			
	Swap Rounding Mode Imm	I	FSRMI	rd,imm		s0-11,fs0-11		Saved registers			
	Swap Flags Imm	I	FSFLAGSI	rd,imm		a0-7,fa0-7		Function args			

Convención de llamadas RISC-V y 5 extensiones opcionales: 8 RV32M; 11 RV32A; 34 instrucciones de punto flotante c/u para datos de 32 y 64 bits (RV32F, RV32D); y 53 RV32V. Usando notación, {} significa conjunto, así FADD.{F|D} es FADD.F y FADD.D. RV32{F|D} agrega registros f0-f31, con el ancho de la precisión más ancha, y un registro de control y estado de punto flotante fcsr. RV32V agrega registros vectorizados v0-v31, registros de predicado vect. vp0-vp7, y registro de longitud de vector vl. RV64 agrega unas insts: RVM recibe 4, RVA 11, RVF 6, RVD 6, y RVV 0.