

			<u> </u>		4	_						
Instruccion									trucciones F			
Categoría Nombre	Fmt		2I Base	+RI	/64I		_	goría	Nombre	Fmt	Mnemónico F	₹V
Shifts Shift Left Logical	R		rs1,rs2	SLLW rd,rs	1,rs2				node trap return	R	MRET	
Shift Left Log. Imm.	I		rs1,shamt	SLLIW rd,rs	1,sham	t			node trap return	R	SRET	
Shift Right Logical	R	SRL rd,	rs1,rs2	SRLW rd,rs	1,rs2				Wait for Interrupt	R	WFI	
Shift Right Log. Imm.	I	SRLI rd,	rs1,shamt	SRLIW rd,rs	1,sham	t	мми	Virtual	Memory FENCE	R	SFENCE.VMA rs1	rs2
Shift Right Arithmetic	R	SRA rd	rs1,rs2	SRAW rd,rs	1,rs2		Eje	mplos	de las 60 Ps	eudo	oinstrucciones	RV
Shift Right Arith. Imm.	I	SRAI rd	rs1,shamt	SRAIW rd,rs	1,sham	t	Bran	nch = 0 (BEQ rs,x0,imm)	J	BEQZ rs,imm	
Aritmética ADD	R		rs1,rs2		1,rs2				es JAL x0,imm)	J	J imm	
ADD Immediate	I			ADDIW rd,rs					ADDI rd,rs,0)	R	MV rd,rs	
CUBL			·					-	•			
SUBtract	R	SUB rd	rs1,rs2	SUBW rd,rs	1,rs2		KEI	urn (use	5 JALR x0,0,ra)	I	RET	
Load Upper Imm	U	LUI rd,	,imm	Extensión	1 Opcio	onal	de Ir	strucc	iones Comp	rimid	las (16b): RV3	32C
Add Upper Imm to PC	U	AUIPC rd,	,imm	Categoría	Nombre	Fmt		R	VC	E	Equivalente RISC-	-V
Lógica XOR	R	XOR rd,	rs1,rs2	Loads Loa	d Word	CL	C.LW	rd	',rsl',imm	LW	rd',rs1',imm	*4
XOR Immediate	I	XORI rd	rs1,imm	Load \	Word SP	CI	C.LWS	SP rd	,imm	LW	rd,sp,imm*4	
OR	R	OR rd,	rs1,rs2	Float Load	Word SP	CL	C.FLV	7 rd	',rsl',imm	FLW	rd',rs1',imm	*8
OR Immediate	I	ORI rd	rs1,imm	Float Loa	ad Word	CI	C.FLV	ISP rd	,imm	FLW	rd,sp,imm*8	
AND	R	AND rd	rs1,rs2	Float Load	Double	CL	C.FLI	rd	',rsl',imm	FLD	rd',rs1',imm	*16
AND Immediate	I	ANDI rd	rs1,imm	Float Load Do	ouble SP	CI	C.FLI		,imm	FLD	rd,sp,imm*16	
Comparación Set <	R		rs1,rs2	Stores Stor		CS	C.SW		1',rs2',imm	SW	rs1',rs2',imr	
Set < Immediate	Ι		rs1,imm		Word SP		C.SWS		2,imm	SW	rs2,sp,imm*4	
Set < Unsigned	R		rs1,rs2	Float Sto		CS	C.FSV		1',rs2',imm	FSW	rs1',rs2',imr	
Set < Imm Unsigned	I	SLTIU rd		Float Store			C.FSV		2,imm	FSW	rs2,sp,imm*8	
Branches Branch =	В		l,rs2,imm	Float Store		CS	C.FSI		1',rs2',imm	FSD	rs1',rs2',im	
Branch #	В			Float Store Do		CSS						
Branch <			l,rs2,imm	Aritmética			C.FSI		2,imm	FSD	rs2,sp,imm*1	ь
	В		l,rs2,imm		ADD	CR	C.ADI		rd,rs1	ADD	rd,rd,rs1	
Branch ≥	В		l,rs2,imm		mediate	CI	C.ADI		rd,imm	ADDI		
Branch < Unsigned	В		l,rs2,imm	ADD SP In		CI		DI16SP		ADDI		
Branch ≥ Unsigned	В		l,rs2,imm	ADD SP I		CIW			rd',imm	ADDI		
Jump & Link J&L	J		,imm		SUB	CR	C.SUE		rd,rs1	SUB	rd,rd,rs1	
Jump & Link Register	I		rs1,imm,		AND		C.ANI		rd,rs1	AND	rd,rd,rs1	
Sinc. Synch thread	I	FENCE		AND Im	mediate	CI	C.ANI)I	rd,imm	ANDI	rd,rd,imm	
Synch Instr & Data	I	FENCE.I			OR	CR	C.OR		rd,rs1	OR	rd,rd,rsl	
Ambiente CALL	I	ECALL		eXclu	isive OR	CR	C.XOF		rd,rs1	AND	rd,rd,rsl	
BREAK	I	EBREAK			MoVe	CR	C.MV		rd,rs1	ADD	rd,rs1,x0	
				Load Im	mediate	CI	C.LI		rd,imm	ADDI	rd,x0,imm	
Control Status Regis	ter (CSR)		Load Upp		CI	C.LUI		rd,imm	LUI	rd,imm	
Read/Write	I	CSRRW ro	d,csr,rs1	Shifts Shift L	eft Imm	CI	C.SLI	Ι	rd,imm	SLLI	rd,rd,imm	
Read & Set Bit	I	CSRRS ro	d,csr,rs1	Shift Right A	ri. Imm.	CI	C.SRA	AI .	rd,imm	SRAI	rd,rd,imm	
Read & Clear Bit	I	CSRRC ro	d,csr,rs1	Shift Right Lo		CI	C.SRI	Ι	rd,imm	SRLI	rd,rd,imm	
Read/Write Imm	I	CSRRWI ro	d,csr,imm	Branches Br	anch=0	CB	C.BEÇ	QZ	rsl',imm	BEQ	rs1',x0,imm	
Read & Set Bit Imm	I	CSRRSI ro	d,csr,imm	Bra	anch≠0	CB	C.BNE	EZ .	rsl',imm	BNE	rs1',x0,imm	
Read & Clear Bit Imm	Ι	CSRRCI ro	d,csr,imm	Jump	Jump	CJ	C.J		imm	JAL	x0,imm	
					Register	CR	C.JR		rd,rsl	JALR	x0,rs1,0	
				Jump & Lin		CJ	C.JAI		imm	JAL	ra,imm	
Loads Load Byte	I	LB ro	d,rs1,imm	Jump & Link	Register	CR	C.JAI	JR .	rs1	JALR	ra,rs1,0	
Load Halfword	I		d,rs1,imm	Sistema Env	. BREAK	CI	C.EBF			EBRE.		
Load Byte Unsigned	I		d,rs1,imm		/64I	<u> </u>	3.201		ión Oncional		orimida: RV64C	
Load Byte Unsigned Load Half Unsigned					1,imm		Tod				ads, 4 word stores) r	
_	I				1,imm		II		d (C.ADDW)		ad Doubleword (c.	
Load Word			d,rs1,imm	Lu, IS	1 , 1 HILL				,			
Stores Store Byte	S		s1,rs2,imm						/ord (C.ADDIW)		Doubleword SP (C	-
Store Halfword	S	SH rs	s1,rs2,imm				SU	Btract W	ord (C.SUBW)	Sto	ore Doubleword (c	.SD)
Store Word	S	SW rs	s1,rs2,imm	SD rs1,r	s2,imm					Store	Doubleword SP (c	.sdsp)
Forn	nato		ucciones de .	32 bits			F	ormato	s de Instrucc	iones	de 16 bits (RV	C)
31 27 26 25 24		20 19	15 14 12	11 7	6	0	_	15 14 13	12 11 10 9	8 7	7 6 5 4 3 2	
R funct7	rs2	? rs	s1 funct3	rd	opco		CR	func			rs2	op
I imm[11:0]		rs	s1 funct3	rd	opco	de	CI	funct3	imm rd/i	s1	imm	op
S imm[11:5]	rs2			imm[4:0]	opco	de	CSS	funct3	imm		rs2	op
B imm[12 10:5]	rs2		s1 funct3	imm[4:1 11]	opco		CIW	funct3	im		rd'	op
	nm[3			rd	opco		CL	funct3	imm	rs1'	imm rd'	op
imm[2	0 10:	1 11 19:12]		rd	opcoo	de 🗌	CS	funct3	imm	rs1'	imm rs2'	op
							СВ	funct3	offset	rs1′	offset	op
							CJ	funct3	jı	ımp ta	rget	op

RISC-V Base-Enteros (RV32I/64I), privilegiado, y RV32/64C opcional. Registros x1-x31 y el PC son de 32 bits en RV32I y 64 en RV64I (x0=0). RV64I agrega 12 insts. para los datos anchos. Toda instrucción de 16 bits RVC se mapea a una instrucción RV existente de 32 bits.

Tarjeta de Referencia para **₹ ₹ 15 C**-**V** Abierto

_
ത
~

	ación y División: RVM +RV64M			Extensión Opcional Vectorizada: RVV					
Categoría Nombre	Fmt	RV32M (MultDiv.)				Nombre		RV32V/R64V	
Multiplicación MULtiply	R	MUL rd,rs1,rs2	MULW	rd,rs1,	rs2	SET Vector Len.	R	SETVL rd,rs1	
MULtiply High		MULH rd,rs1,rs2				MULtiply High	R	VMULH rd,rs1,rs2	
MULtiply High Sign/Uns		MULHSU rd,rs1,rs2				REMainder	R	VREM rd,rs1,rs2	
MULtiply High Uns		MULHU rd,rs1,rs2				Shift Left Log.	R	VSLL rd,rs1,rs2	
División DIVide	R	DIV rd,rs1,rs2	DIVW	rd,rs1,	rs2	Shift Right Log.	R	VSRL rd,rs1,rs2	
DIVide Unsigned		DIVU rd,rs1,rs2				Shift R. Arith.	R	VSRA rd,rs1,rs2	
Residuo REMainder	R	REM rd,rs1,rs2	REMW	rd,rs1,		LoaD	Ι	VLD rd,rs1,imm	
REMainder Unsigned	R	REMU rd,rs1,rs2	REMUW	rd,rs1,	rs2	LoaD Strided	R	VLDS rd,rs1,rs2	
Extension	ón O	pcional de Instrucciones At	ómicas: RVA			LoaD indeXed	R	VLDX rd,rs1,rs2	
Categoría Nombre	Fmt	RV32A (Atómico)	+ <i>R</i>	2V64A		STore	S	VST rd,rs1,imm	
Load Reserved	R	LR.W rd,rs1	LR.D	rd,rs1		STore Strided	R	VSTS rd,rs1,rs2	
Store Store Conditional	R	SC.W rd,rs1,rs2	SC.D	rd,rs1,	rs2	STore indeXed	R	VSTX rd,rs1,rs2	
Swap SWAP	R	AMOSWAP.W rd,rs1,rs2	AMOSWAP.D	rd,rs1,		AMO SWAP	R	AMOSWAP rd,rs1,rs2	
Suma ADD	R	AMOADD.W rd,rs1,rs2	AMOADD.D	rd,rs1,		AMO ADD	R	AMOADD rd,rs1,rs2	
Lógica XOR	R	AMOXOR.W rd,rs1,rs2	AMOXOR.D	rd,rs1,		AMO XOR	R	AMOXOR rd,rs1,rs2	
AND	R	AMOAND.W rd,rs1,rs2	AMOAND.D	rd,rs1,		AMO AND	R	AMOAND rd,rs1,rs2	
OR	R	AMOOR.W rd,rs1,rs2	AMOOR.D	rd,rs1,		AMO OR	R	AMOOR rd,rs1,rs2	
Min/Max MINimum	R	AMOMIN.W rd,rs1,rs2	AMOMIN.D	rd,rs1,		AMO MINimum	R	AMOMIN rd,rs1,rs2	
MAXimum	R	AMOMAX.W rd,rs1,rs2	AMOMAX.D	rd,rs1,		AMO MAXimum	R	AMOMAX rd,rs1,rs2	
MINimum Unsigned	R	AMOMINU.W rd,rs1,rs2	AMOMINU.D	rd,rs1,	rs2	Predicate =	R	VPEQ rd,rs1,rs2	
MAXimum Unsigned	R	AMOMAXU.W rd,rs1,rs2	AMOMAXU.D	rd,rs1,	rs2	Predicate ≠	R	VPNE rd,rs1,rs2	
Dos Extensiones de	Inst	rucciones Opcionales de Pu	nto Flotante	: RVF & R	RVD	Predicate <	R	VPLT rd,rs1,rs2	
Categoría Nombre	Fmt	RV32{F D} (SP,DP Fl. Pt.)	+RV6	54{F D}		Predicate ≥	R	VPGE rd,rs1,rs2	
Move Move from Integer	R	FMV.W.X rd,rs1	FMV.D.X	rd,rs1		Predicate AND	R	VPAND rd,rs1,rs2	
Move to Integer	R	FMV.X.W rd,rs1	FMV.X.D	rd,rs1		Pred. AND NOT	R	VPANDN rd,rs1,rs2	
Conversión ConVerT from In	R	FCVT.{S D}.W rd,rs1	FCVT.{S D}.I	rd,rs1		Predicate OR	R	VPOR rd,rs1,rs2	
ConVerT from Int Unsigned	R	FCVT. {S D}.WU rd,rs1	FCVT. {S D}.I			Predicate XOR	R	VPXOR rd,rs1,rs2	
ConVerT to Int	R	FCVT.W.{S D} rd,rs1	FCVT.L.{S D}	rd,rs1		Predicate NOT	R	VPNOT rd,rs1	
ConVerT to Int Unsigned	R	FCVT.WU.{S D} rd,rs1	FCVT.LU.{S I	} rd,rs1		Pred. SWAP	R	VPSWAP rd,rs1	
Load Load	I	FL{W,D} rd,rs1,imm	Convención	de Llama	adas	MOVe	R	VMOV rd,rs1	
Store Store	S	FS{W,D} rs1,rs2,imm	Registro		Saver	ConVerT	R	VCVT rd,rs1	
Aritmética ADD	R	FADD.{S D} rd,rs1,rs2	x0	zero		ADD	R	VADD rd,rs1,rs2	
SUBtract	R	FSUB.{S D} rd,rs1,rs2	x1	ra (Caller	SUBtract	R	VSUB rd,rs1,rs2	
MULtiply	R	FMUL.{S D} rd,rs1,rs2	x2	sp (Callee	MULtiply	R	VMUL rd,rs1,rs2	
DIVide	R	FDIV.{S D} rd,rs1,rs2	x3	gp		DIVide	R	VDIV rd,rs1,rs2	
SQuare RooT	R	FSQRT.{S D} rd,rs1	x4	tp		SQuare RooT	R	VSQRT rd,rs1,rs2	
Mult-Suma Multiply-ADD	R	FMADD.{S D} rd,rs1,rs2,rs3	x5-7		Caller	Multiply-ADD	R	VFMADD rd,rs1,rs2,rs3	
Multiply-SUBtract	R	FMSUB.{S D} rd,rs1,rs2,rs3	x8	- · · · I	Callee	Multiply-SUB	R	VFMSUB rd,rs1,rs2,rs3	
Negative Multiply-SUBtract		FNMSUB.{S D} rd,rs1,rs2,rs3	x9		Callee	Neg. MulSUB	R	VFNMSUB rd,rs1,rs2,rs3	
Negative Multiply-ADD		FNMADD.{S D} rd,rs1,rs2,rs3	x10-11		Caller	Neg. MulADD	R	VFNMADD rd,rs1,rs2,rs3	
Sign Inject SiGN source	R	FSGNJ.{S D} rd,rs1,rs2	x12-17		Caller	SiGN inJect	R	VSGNJ rd,rs1,rs2	
Negative SiGN source		FSGNJN.{S D} rd,rs1,rs2	x18-27		Callee	Neg SiGN inJect	R	VSGNJN rd,rs1,rs2	
Xor SiGN source		FSGNJX.{S D} rd,rs1,rs2	x28-31		Caller	Xor SiGN inJect	R	VSGNJX rd,rs1,rs2	
Min/Max MINimum	R	FMIN. {S D} rd,rs1,rs2	f0-7		Caller	MINimum	R	VMIN rd,rs1,rs2	
MAXimum	R	FMAX.{S D} rd,rs1,rs2	f8-9		Callee	MAXimum	R	VMAX rd,rs1,rs2	
Comparación compare Floa	l R	FEQ.{S D} rd,rs1,rs2	f10-11	fa0-1 (Caller	XOR	R	VXOR rd,rs1,rs2	
compare Float <	R	FLT.{S D} rd,rs1,rs2	f12-17		Caller	OR	R	VOR rd,rs1,rs2	
compare Float ≤	R	FLE.{S D} rd,rs1,rs2	f18-27	fs2-11 (Callee	AND	R	VAND rd,rs1,rs2	
Categoriz. CLASSify type	R	FCLASS.{S D} rd,rs1	f28-31	ft8-11 C	Caller	CLASS	R	VCLASS rd,rs1	
Configuración Read Statu	R	FRCSR rd	zero	Hardwired	zero	SET Data Conf.	R	VSETDCFG rd,rs1	
Read Rounding Mode	R	FRRM rd	ra	Return add	dress	EXTRACT	R	VEXTRACT rd,rs1,rs2	
Read Flags	R	FRFLAGS rd	sp	Stack poin	iter	MERGE	R	VMERGE rd,rs1,rs2	
Swap Status Reg		FSCSR rd,rs1	gp	Global poir		SELECT	R	VSELECT rd,rs1,rs2	
			ll .			JELECT	١١.		
Swap Rounding Mode		'	tp	Thread poi					
Swap Flags	R	FSFLAGS rd,rs1	t0-0,ft0-7	Temporari					
Swap Rounding Mode Imm		FSRMI rd,imm	s0-11,fs0-11	Saved regi					
Swap Flags Imm	I	FSFLAGSI rd,imm	a0-7,fa0-7	Function a	ırgs				

Convención de llamadas RISC-V y 5 extensiones opcionales: 8 RV32M; 11 RV32A; 34 instrucciones de punto flotante c/u para datos de 32 y 64 bits (RV32F, RV32D); y 53 RV32V. Usando notación, {} significa conjunto, así FADD. {F|D} es FADD. F y FADD. D. RV32{F|D} agrega registros £0-£31, con el ancho de la precisión más ancha, y un registro de control y estado de punto flotante £csr. RV32V agrega registros vectorizados v0-v31, registros de predicado vect. vp0-vp7, y registro de longitud de vector v1. RV64 agrega unas insts: RVM recibe 4, RVA 11, RVF 6, RVD 6, y RVV 0.