

视频编码解码芯片规格书

——AC5201A(B) 芯片

珠海市杰理科技有限公司

版本：V1.0

日期：2015.09.16

版权所有，未经许可，禁止外传

AC5201A(B) 硬件设计说明书 V1.0

特别注意事项

- 1、LDOIN、VDDIO、USBVDDT、USBVDDC 要求使用 3.3V($\pm 5\%$ 范围内)供电。
- 2、HPVDD 要求使用 3.3V 供电，纹波尽可能优化处理。
- 3、AVSS 不能直接在芯片处连数字 GND，需要把其定义为模拟地作处理。
- 4、晶振及其他时钟的走线要尽可能短，走线切勿与其他信号线平行走线，并需用地线或电源线包裹。
- 5、AVDD18 和 AVDD28 为芯片输出电压，可供给摄像头模组等使用。

1. 版本信息

日期	版本号	描述
2015.09.16	V1.0	原始版本。

2. 引脚定义

2.1 引脚分配




图 1 AC5201A(B)_LQFP128

2.2 引脚描述

(AC5201A/B)Pin#	Name	I/O Type	Function	Other Function
1	PG0	I/O	GPIO	LCD_DAT0:LCD Data0 EMI_D0:EMI Data0 SD1_DAT2_B: SD Data 2 LCD_SEG0:LCD SEG Output0
2	FUSB_DM	I/O	GPIO	
3	FUSB_DP	I/O	GPIO	
4	PF14	I/O	GPIO	SDR_A3_B:SDRAM A3 SENSOR1_D7_B: SENSOR1 Data 7
5	PF13	I/O	GPIO	SDR_A2_B:SDRAM A2 SENSOR1_D6_B: SENSOR1 Data 6
6	PF12	I/O	GPIO	SDR_A1_B:SDRAM A1 SENSOR1_D5_B: SENSOR1 Data 5
7	PF11	I/O	GPIO	SDR_A0_B:SDRAM A0 SENSOR1_D4_B: SENSOR1 Data 4
8	PF10	I/O	GPIO	SDR_A10_B:SDRAM A10 SENSOR1_D3_B: SENSOR1 Data 3 MPWM_FPIN_B: MOTOR PWM FPIN
9	PF9	I/O	GPIO	SDR_BA1_B:SDRAM BA1 SENSOR1_D2_B: SENSOR1 Data 2 SD1_DAT1_A: SD Data 1 MPWM_H3_B: MOTOR PWM H3
10	PF8	I/O	GPIO	SDR_BA0_B:SDRAM BA0 SENSOR1_D1_B: SENSOR1 Data 1 SD1_DAT0_A: SD Data 0 MPWM_L3_B: MOTOR PWM L3
11	PF7	I/O	GPIO	SDR_CS_BC:SDRAM CS# SENSOR1_D0_B: SENSOR1 Data 0 SD1_CLK_A: SD CLK MPWM_H2_B: MOTOR PWM H2
12	PF6	I/O	GPIO	SDR_RAS_BC:SDRAM RAS# SENSOR1_VSYNC_B: SENSOR1 Vertical Synchronization SD1_CMD_A: SD CMD MPWM_L2_B: MOTOR PWM L2
13	PF5	I/O	GPIO	SDR_CAS_BC:SDRAM CAS# SENSOR1_HSYNC_B: SENSOR1 Horizontal Synchronization SD1_DAT3_A: SD Data 3 MPWM_H1_B: MOTOR PWM H1

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

14	PF4	I/O	GPIO	SDR_WE_BC:SDRAM WE# SENSOR1_CLK_B: SENSOR1 PCLK SD1_DAT2_A: SD Data 2 MPWM_L1_B: MOTOR PWMH L1
15	PF3	I/O	GPIO	UART2_RX_B: Uart2 Data In SDR_DQMH_BC: SDRAM DQ Mask High
16	AVDD28	P	LDO OUT	2.8V Output
17	VSS	P	Digital Ground	--
18	LDOIN	P	LDO Power In	----
19	VDDIO	P	I/O Power	----
20	AVDD18	P	LDO OUT	1.8V Output
21	PF0	I/O	GPIO	UART2_TX_B: Uart2 Data Out SDR_DQML_BC: SDRAM DQ Mask Low
22	PD15	I/O	GPIO	SDR_CLK_BC: SDRAM CLK SENSOR0_D0_A: SENSOR0 Data 0
23	PD14	I/O	GPIO	SDR_CKE_BC: SDRAM CKE SENSOR0_D1_A: SENSOR0 Data 1
24	PD13	I/O	GPIO	SDR_A12_B:SDRAM A12 SENSOR0_D2_A: SENSOR0 Data 2
25	PD12	I/O	GPIO	SDR_A11_B:SDRAM A11 SENSOR0_D3_A: SENSOR0 Data 3
26	PD11	I/O	GPIO	SDR_A9_B:SDRAM A9 SENSOR0_D4_A: SENSOR0 Data 4 SD1_DAT1_C:SD1 Data1
27	PD10	I/O	GPIO	SDR_A8_B:SDRAM A8 SENSOR0_D5_A: SENSOR0 Data 5 SD1_DAT0_C:SD1 Data0
28	PD9	I/O	GPIO	SDR_A7_B:SDRAM A7 SENSOR0_D6_A: SENSOR0 Data 6 SD1_CLK_C:SD1 CLK
29	PD8	I/O	GPIO	SDR_A6_B:SDRAM A6 SENSOR0_D7_A: SENSOR0 Data 7 SD1_CMD_C:SD1 CMD
30	PD7	I/O	GPIO	SDR_A5_B:SDRAM A5 SENSOR0_D8_A: SENSOR0 Data 8 SD1_DAT3_C:SD1 Data3
31	PD6	I/O	GPIO	SDR_A4_B:SDRAM A4 SENSOR0_D9_A: SENSOR0 Data 9 SD1_DAT2_C:SD1 Data2

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

32	PD5	I/O	GPIO	UART0_RX_D: Uart0 Data In SENSOR0_VSYNC_A: SENSOR0 Vertical Synchronization IIC_SDA_A:IIC SDA
33	PD4	I/O	GPIO	UART0_TX_D: Uart0 Data Out SENSOR0_HSYNC_A: SENSOR0 Horizontal Synchronization IIC_SCL_A:IIC SCL
34	PD3	I/O	GPIO	SENSOR0_CLK_A: SENSOR0 PCLK
35	PD2	I/O	GPIO	SPI1_DI_B :SPI1 Data In
36	PD1	I/O	GPIO	SPI1_DO_B :SPI1 Data Out UART2_RX_C: Uart2 Data In
37	PD0	I/O	GPIO	SPI1_CLK_B:SPI1 Clock UART2_TX_C: Uart2 Data Out CAP2:TIMER2 Capture
38	VDDIO	P	IO Power	---
39	VSS	P	Digital Ground	---
40	RTCV50	P	RTC Power	---
41	RTCV33	P	RTC Power	---
42	X32KI	I/O	RTC 32K OSC In	---
43	PR3	I/O	RTCIO	RTC32K OSC OUT
44	PR2	I/O	RTCIO	ADC12:ADC Input Channel 12
45	PR1	I/O	RTCIO	ADC13:ADC Input Channel 13
46	PR0	I/O	RTCIO	
47	PC15	I/O	GPIO	UART3_RX_C: Uart3 Data In SENSOR1_D7_A: SENSOR1 Data 7
48	PC14	I/O	GPIO	UART3_TX_C: Uart3 Data Out SENSOR1_D6_A: SENSOR1 Data 6
49	PC13	I/O	GPIO	ALNK_D3_B: AUDIO LINK Data3 SENSOR1_D5_A: SENSOR1 Data 5 SD0_DAT1_C:SD0 Data1 SPI0_DAT3_B:SPI0 Data3 CAP3:TIMER3 Capture
50	PC12	I/O	GPIO	ALNK_D2_B: AUDIO LINK Data2 SENSOR1_D4_A: SENSOR1 Data 4 SD0_DAT0_C:SD0 Data0 SPI0_CLK_B:SPI0 Clock
51	PC11	I/O	GPIO	ALNK_D1_B: AUDIO LINK Data1 SENSOR1_D3_A: SENSOR1 Data 3 SD0_CLK_C:SD0 CLK SPI0_DO(0)_B:SPI0 DO(Data 0)

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

52	PC10	I/O	GPIO	ALNK_D0_B: AUDIO LINK Data0 SENSOR1_D2_A: SENSOR1 Data 2 SD0_CMD_C:SD0 CMD SPI0_DAT2_B:SPI0 Data2
53	PC9	I/O	GPIO	ALNK_WS_B:AUDIO LINK WS SENSOR1_D1_A: SENSOR1 Data 1 SD0_DAT3_C:SD0 Data3 SPI0_DI(1)_B:SPI0 DI(Data 1)
54	PC8	I/O	GPIO	ALNK_CK_B:AUDIO LINK CLK SENSOR1_D0_A: SENSOR1 Data 0 SD0_DAT2_C:SD0 Data2 SPI0_CS_B :SPI0 Chip Select
55	PC7	I/O	GPIO	UART1_RX_D: Uart1 Data In SENSOR1_VSYNC_A: SENSOR1 Vertical Synchronization
56	PC6	I/O	GPIO	UART1_TX_D: Uart1 Data Out SENSOR1_HSYNC_A: SENSOR1 Horizontal Synchronization
57	PC5	I/O	GPIO	SENSOR1_CLK_A: SENSOR1 PCLK CAP0:TIMER0 Capture UART2_RX_A: Uart2 Data In
58	PC4	I/O	GPIO	UART2_TX_A: Uart2 Data Out
59	PC3	I/O	GPIO	VPP UART1_RX_A: Uart1 Data In PWM3:TIMER3 PWM Output
60	PC2	I/O	GPIO	UART1_TX_A: Uart1 Data Out CAP1:TIMER1 Capture
61	PC1	I/O	GPIO	AMUX1R: Simulator Channel 1 Right UART0_RX_A: Uart0 Data In LADC7
62	PC0	I/O	GPIO	AMUX1L: Simulator Channel 1 Left UART0_TX_A: UART0 Data Out PWM0:TIMER0 PWM Output LADC6
63	DACVDD	P	DAC Power	--
64	VCM	P	VCM	--
65	AVSS	P	Analog Gound	--
66	DACL	0	DAC Left Channel	DACL

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

67	DACR	0	DAC Right Channel	DACR
68	HPVDD	P	Head Phone Power	—
69	VDDIO	P	I/O Power	—
70	VSS	P	Digital Ground	—
71	PB15	I/O	GPIO	UART3_RX_B: Uart3 Data In MIC LADC5
72	PB14	I/O	GPIO	UART3_TX_B: Uart3 Data Out AMUX0R: Simulator Channel 0 Right IIC_SDA_B: IIC SDA WAKEUP9: Port Wakeup LADC4
73	PB13	I/O	GPIO	AVOUT: AV Output WAKEUP8: Port Wakeup LADC3 PWM1: TIMER1 PWM Output
74	PB12	I/O	GPIO	AMUX0L: Simulator Channel 0 Left SENSOR0_D0_B: SENSOR0 Data 0 IIC_SCL_B: IIC SCL
75	NC			—
76	NC			—
77	NC			—
78	NC			—
79	VDDIO	P	I/O Power	—
80	USBVDDC	P	USB Power	—
81	USBVDDT	P	USB Power	—
82	USBDM	I/O	HUSB DM	—
83	USBDP	I/O	HUSB DP	—
84	USBVSST	P	USB Ground	—
85	USBVSSC	P	USB Ground	—
86	VSS	P	Digital Ground	—
87	VDD	P	Core Power	—
88	PA8	I/O	GPIO	SDR_A12_A: SDRAM A12 SENSOR1_D1_C: SENSOR1 Data 1 UART3_RX_A: Uart3 Data In
89	PA4	I/O	GPIO	ADC1: ADC Input Channel 1 SPI0_CLK_A: SPI0 Clock SFC_CLK: SFC Clock SD0_DAT0_A: SD Data 0

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

90	PA3	I/O	GPIO	SPI0_D0(0)_A:SPI0 D0(Data 0) SFC_D0(0):SFC D0(Data 0) SD0_DAT2_A: SD Data 2
91	PA2	I/O	GPIO	ADC0:ADC Input Channel 0 IIC_SCL_A:IIC SCL SPI0_DAT2_A:SPI0 Data2 SFC_DAT2:SFC Data2 SD0_CLK_A: SD CLK
92	PA1	I/O	GPIO	IIC_SDA_C:IIC SDA SPI0_DI(1)_A:SPI0 DI(Data 1) SFC_DI(1): SFC_Data 1 SD0_CMD_A: SD CMD
93	PA0	I/O	GPIO	SPI0_CS_A :SPI0 Chip Select SFC_CS :SFC Chip Select
94	VDDIO	P	I/O Power	--
95	VSS	P	Digital Ground	--
96	PH15	I/O	GPIO	UART1_RX_C: Uart1 Data In ADC11:ADC Input Channel 11 CLKOUT2: Clock Out 2 WAKEUP15: Port Wakeup SPI0_DAT3_A:SPI0 Data 3 SFC_DAT3:SFC Data 3 SD0_DAT1_A: SD Data 1
97	PH14	I/O	GPIO	UART1_TX_C: Uart1 Data Out ADC6:ADC Input Channel 6 CLKOUT1: Clock Out 1 WAKEUP14: Port Wakeup
98	PH13	I/O	GPIO	UART0_RX_C: Uart0 Data In CLKOUT0: Clock Out 0 Timer3:TIMER3 Clock In SD0_DAT3_A: SD Data 3
99	PH12	I/O	GPIO	UART0_TX_C: Uart0 Data Out ALNK_MCK:AUDIO LIN MASTER CLK PWM2:TIMER2 PWM Output LVD: LVD Test Pin
100	PH11	I/O	GPIO	LCD_DAT23:LCD Data23 SD0_DAT1_B: SD Data 1 LCD_COM5:LCD Com Output5 ALNK_D3A:AUDIO LINK Data3 UART3_RX_D: Uart3 Data In

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

101	PH10	I/O	GPIO	LCD_DAT22:LCD Data22 ADC10:ADC Input Channel 10 SD0_DAT0_B: SD Data 0 LCD_COM4:LCD Com Output4 ALNK_D2A:AUDIO LINK Data2 WAKEUP13: Port Wakeup UART3_TX_D: Uart3 Data Out
102	PH9	I/O	GPIO	LCD_DAT21:LCD Data21 ADC9:ADC Input Channel 9 SD0_DAT2_B: SD Data 2 LCD_COM3:LCD Com Output3 ALNK_D1A:AUDIO LINK Data1
103	PH8	I/O	GPIO	LCD_DAT20:LCD Data20 ADC8:ADC Input Channel 8 SD0_CLK_B: SD Clock LCD_COM2:LCD Com Output2 ALNK_D0A:AUDIO LINK Data0 IIC_SDA_D:IIC SDA
104	PH7	I/O	GPIO	LCD_DAT19:LCD Data19 ADC7:ADC Input Channel 7 SD0_CMD_B: SD CMD LCD_COM1:LCD Com Output1 ALNK_WSA:AUDIO LINK WS WAKEUP12: Port Wakeup IIC_SCL_D:IIC SCL
105	PH6	I/O	GPIO	LCD_DAT18:LCD Data18 SD0_DAT3_B: SD Data 3 LCD_COM0:LCD Com Output0 ALNK_CKA:AUDIO LINK CLK
106	PH5	I/O	GPIO	LCD_VSYNC: LCD Vertical Synchronization UART1_RX_B: Uart1 Data In SPI1_DI_A :SPI1 Data In LCD_SEG21:LCD SEG Output21
107	PH4	I/O	GPIO	LCD_HSYNC:LCD Horizontal Synchronization SPI1_DO_A :SPI1 Data Out LCD_SEG20:LCD SEG Output20 EMI_RD:EMI Read
108	PH3	I/O	GPIO	LCD_DEN:LCD Data Enable EMI_WR:EMI Write SPI1_CLK_A:SPI1 Clock LCD_SEG19:LCD SEG Output19

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

109	PH2	I/O	GPIO	LCD_DCLK:LCD Data CLK UART1_TX_B: Uart1 Data Out LCD_SEG18:LCD SEG Output18
110	PH1	I/O	GPIO	LCD_DAT17:LCD Data17 UART2_RX_D: Uart2 Data In ADC5:ADC Input Channel 5 LCD_SEG17:LCD SEG Output17 Timer2:TIMER2 Clock In WAKEUP11: Port Wakeup OSCO:OSC Out
111	PH0	I/O	GPIO	LCD_DAT16:LCD Data16 UART2_TX_D: Uart2 Data Out ADC4:ADC Input Channel 4 LCD_SEG16:LCD SEG Output16 WAKEUP10: Port Wakeup OSCI:OSC In
112	PG15	I/O	GPIO	LCD_DAT15:LCD Data15 EMI_D15:EMI Data15 LCD_SEG15:LCD SEG Output15
113	PG14	I/O	GPIO	LCD_DAT14:LCD Data14 EMI_D14:EMI Data14 LCD_SEG14:LCD SEG Output14
114	PG13	I/O	GPIO	LCD_DAT13:LCD Data13 EMI_D13:EMI Data13 SD0_DAT1_D: SD Data 1 LCD_SEG13:LCD SEG Output13
115	PG12	I/O	GPIO	LCD_DAT12:LCD Data12 EMI_D12:EMI Data12 SD0_DAT0_D: SD Data 0 LCD_SEG12:LCD SEG Output12
116	PG11	I/O	GPIO	LCD_DAT11:LCD Data11 EMI_D11:EMI Data11 SD0_CLK_D: SD Clock LCD_SEG11:LCD SEG Output11
117	PG10	I/O	GPIO	LCD_DAT10:LCD Data10 EMI_D10:EMI Data10 SD0_CMD_D: SD Command LCD_SEG10:LCD SEG Output10
118	PG9	I/O	GPIO	LCD_DAT9:LCD Data9 EMI_D9:EMI Data9 SD0_DAT3_D: SD Data 3 LCD_SEG9:LCD SEG Output9

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

119	PG8	I/O	GPIO	LCD_DAT8:LCD Data8 EMI_D8:EMI Data8 SD0_DAT2_D: SD Data 2 LCD_SEG8:LCD SEG Output8
120	VDDIO	P	IO Power	
121	VSS	P	Digital Ground	
122	PG7	I/O	GPIO	LCD_DAT7:LCD Data7 EMI_D7:EMI Data7 UART0_RX_B: Uart0 Data In LCD_SEG7:LCD SEG Output7 ADC3:ADC Input Channel 3
123	PG6	I/O	GPIO	LCD_DAT6:LCD Data6 EMI_D6:EMI Data6 UART0_TX_B: Uart0 Data Out LCD_SEG6:LCD SEG Output6 ADC2:ADC Input Channel 2
124	PG5	I/O	GPIO	LCD_DAT5:LCD Data5 EMI_D5:EMI Data5 SD1_DAT1_B: SD Data 1 LCD_SEG5:LCD SEG Output5
125	PG4	I/O	GPIO	LCD_DAT4:LCD Data4 EMI_D4:EMI Data4 SD1_DAT0_B: SD Data 0 LCD_SEG4:LCD SEG Output4
126	PG3	I/O	GPIO	LCD_DAT3:LCD Data3 EMI_D3:EMI Data3 SD1_CLK_B: SD Clock LCD_SEG3:LCD SEG Output3
127	PG2	I/O	GPIO	LCD_DAT2:LCD Data2 EMI_D2:EMI Data2 SD1_CMD_B: SD Command LCD_SEG2:LCD SEG Output2
128	PG1	I/O	GPIO	LCD_DAT1:LCD Data1 EMI_D1:EMI Data1 SD1_DAT3_B: SD Data 3 LCD_SEG1:LCD SEG Output1

(★说明: 1、P----Power Supply 2、I----Input 3、O----Output 4、I/O----Bi-direction)

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

3. 电气特性

3.1 I/O 输入、输出高低逻辑特性

IO 输入特性						
符号	参数	最小	典型	最大	单位	测试条件
V_{IL}	Low-Level Input Voltage	-0.3	—	0.3* VDDIO	V	VDDIO = 3.3V
V_{IH}	High-Level Input Voltage	0.7* VDDIO	—	VDDIO+0.3	V	VDDIO = 3.3V
输出特性						
V_{OL}	Low-Level Output Voltage	—	—	0.33	V	VDDIO = 3.3V
V_{OH}	High-Level Output Voltage	2.7	—	—	V	VDDIO = 3.3V

3.2 I/O 输出能力、上下拉电阻特性

Port 口	输出能力	上拉电阻	下拉电阻	备注
PA0 - PA4 PA8 PB12 - PB15 PC0 - PC2 PC4-PC15 PD0 - PD15 PF0 PF3 - PF14 PH12 - PH15	强驱: 24mA 弱驱: 8mA	10K	60K	---
PG0 - PG15 PH0 - PH11	强驱: 24 mA 弱驱: 8mA(片内串接 200Ω 电阻)	10K	60K	---
PC3	8 mA(无强弱驱之分)	10K	60K	---
PR0 - PR3	8mA(片内串接 200Ω 电阻)	10K	60K	RTC 模块需供电
FUSB_DP	10 mA	1.5K	15K	用作普通 IO 时
FUSB_DM	10 mA	180K	15K	用作普通 IO 时
AVDD18	电压可调: 1.5V-1.9V (电流约为 60 mA)	---	---	LD0IN=3.3V
AVDD28	电压可调: 2.7V-3.1V (电流约为 100 mA)	---	---	LD0IN=3.3V

(★说明: 上下拉电阻的精度约为±20%)

3.3 DAC 特性

符号	参数	最小	典型	最大	单位	测试条件
SNR	Signal to Noise Ratio		86		dB	1KHz, SR=44.1K, 静音文件, CR=192Kbps
THD+N	Total Harmoni Distortion+Noise		-78		dB	(-1.5db) 1KHz, SR=44.1K, CR=192Kbps

4. 封装规格

4.1 LQFP-128PIN 封装图

