

# 1/4" HD CMOS Image Sensor GC1014 DataSheet V1.0

2015-07-14 **GalaxyCore Inc.** 



# GALAXYCORE CONFIDENTIAL

GALAXYCORE CONFIDENTIAL

2/30 GC1014 DataSheet



# Content

1.	Sen	nsor Overview	4
	1.1	General Description	4
	1.2	Features	
	1.3	Application  Technical Specifications	5
	1.4	Technical Specifications	5
2.		ck Diagram	
		Block Diagram	
	2.2	Pin Diagram	7
$\Lambda \Lambda$	2.3	Signal Descriptions	7
3.	Opt	tical Specifications	9
	3.1	Sensor Array Center	9
	3.2	Pixel Array	
	3.3	Lens Chief Ray Angle (CRA)	10
		Color Filter Spectral Characteristics	
4.		o-wire Serial Bus Communication	
		Protocol	
		Serial Bus Timing	13
5.		olications	. 14
		DVP Timing	
	5.2	MIPI	
		5.2.1 Clock lane low-power	15
		5.2.2 Data Burst	16
	5.3	Power On/Off Sequence	17
		5.3.1 Power On Sequence	17
		5.3.2 Power Off Sequence	17
D	5.4	DC Parameters	
6.		ckage Specification	
		gister List	



NENTIAL

#### 1. Sensor Overview

#### 1.1 General Description

The GC1014 features 1280V x 720H resolution with 1/4-inch optical format, and 4-transistor pixel structure for low light image quality and low noise variations.

The full scale integration of high-performance and low-power functions makes the GC1014 best fit the design, and reduce implementation process. The superior image quality in both low light and high dynamic range scene makes it the perfect choice for a wide range of applications, including surveillance, automobile and HD video.

It provides RAW10 and RAW8 data formats with MIPI interface. It has a commonly used two-wire serial interface for host to control the operation of the whole sensor.

#### 1.2 Features

- ◆ Standard optical format of 1/4 inch
- ◆ Output formats: Raw Bayer 10bit/8bit
- ◆ Power supply requirement: AVDD: 3.3~3.6V

DVDD: 1.5~1.8V

IOVDD: 1.7~3.6V

- PLL support
- ◆ Full size @ 50fps
- Windowing support
- MIPI interface support
- ♦ Horizontal/Vertical mirror
- Image processing module
- High sensitivity for low-light operation

GC1014 DataSheet 4 / 30



◆ Package: CSP

## 1.3 Application

- ◆ Cellular Phone Cameras
- ◆ Notebook and desktop PC cameras
- ◆ PDAs
- ◆ Toys
- ◆ Digital still cameras and camcorders
- ◆ Video telephony and conferencing equipments
- Security systems
- Industrial and environmental systems
- Automobile video recorder

# 1.4 Technical Specifications


1.4 reclinical Specifications							
Parameter	Typical value	-141-					
Optical Format	1/4 inch						
Pixel Size	3.4um x 3.4um						
Active pixel array	1296 x 742						
ADC resolution	10 bit ADC						
Max Frame rate	Full size@50fps						
Power Supply	AVDD: 3.3~3.6V						
	DVDD: 1.5~1.8V						
	IOVDD: 1.7~3.6V						
Power Consumption	180mW(Active)						
11 11 11	<100uA(Standby)						
SNR	41db						
Dark Current	15mV/s @ 60°C						
Sensitivity	3000mV/(lux • s)						
Operating temperature:	-30~70℃						
Stable Image temperature	0~50℃						
Optimal lens chief ray angle(CRA)	25° (non-linear)						
Package type	CSP						

GC1014 DataSheet 5 / 30



#### 2. Block Diagram

#### 2.1 Block Diagram




GC1014 has an active image array of 1296x742 pixels. The active pixels are read out progressively through column/row driver circuits. In order to reduce fixed pattern noise, CDS circuits are adopted. The analog signal is transferred to digital signal by 10 bit A/D converter. The digital signals are processed in the ISP Block. Users can easily control these functions via two-wire serial interface bus.

GC1014 DataSheet 6 / 30



# 2.2 Pin Diagram



Top View

# 2.3 Signal Descriptions

Pin	Name	Pin Type	Description						
A1	AVDD	Power	Analog power: 3.3~3.6V, please connect						
			capacity to ground.						
<b>A2</b>	AGND	Ground	AGND						
А3	NC	/	NC						
<b>A4</b>	AVDD	Power	Analog power: 3.3~3.6V, please connect						
			capacity to ground.						
<b>A5</b>	AGND	<b>D</b> Ground AGND							
<b>A6</b>	INCLK	Input	Input clock						
B1	VREFN	Reference	Reference voltage, please connect capacity						
	ANIL		ground.						
B2	PWDN	Input	Sensor power down control:						
			0: normal work						
			1: standby						
В3	SBDA	I/O	Two-wire serial bus, data						
B4	SBCL	Input	Two-wire serial bus, clock						
B5	VSYNC	Output	VSYNC output						
כם	МСР	Output	MIPI clock (+)						
В6	HSYNC	Output	HSYNC output						
DU	MCN	Output	MIPI clock (-)						

GC1014 DataSheet 7 / 30




Ground.   Ground   Ground	
C3         RESETB         Input         Chip reset control: 0: chip reset 1: normal work           C6         D<5>         Output Raw RGB data output bit[5]           MDN<0>         Output MIPI data<0> (-)           D1         D<8>         Output Raw RGB data output bit[8]           D2         D<2>         Output Pixel clock output           D4         D<0>         Output Raw RGB data output bit[0]           D4         D<0>         Output Raw RGB data output bit[3]           MDP<0>         Output MIPI data<0> (+)           D6         MDN<1>         Output MIPI data<1> (-)           E1         IOVDD         Power Power supply for I/O circuits: 1.7/please connect capacity to ground.           E2         D<4>         Output Raw RGB data output bit[4]           E3         DGND         Ground DGND           E4         D<1>         Output Raw RGB data output bit[1]           E5         DVDD         Power Power for digital core: 1.5~1.8V, connect capacity to ground.           E6         D<9>         Output MIPI data<1> (+)           MDP<1>         Output MIPI data<1> (+)	
D<5> Output   Raw RGB data output bit[5]	
1: normal work	
D<5>       Output       Raw RGB data output bit[5]         MDN<0>       Output       MIPI data<0> (-)         D1       D<8>       Output       Raw RGB data output bit[8]         D2       D<2>       Output       Raw RGB data output bit[2]         D3       PCLK       Output       Pixel clock output         D4       D<0>       Output       Raw RGB data output bit[0]         D5       MDP<0>       Output       MIPI data<0> (+)         D6       MOP<0>       Output       MIPI data<0> (+)         MDN<1>       Output       MIPI data<1> (-)         E1       IOVDD       Power       Power supply for I/O circuits: 1.7         please connect capacity to ground.       Power       Power supply for I/O circuits: 1.7         E2       D<4>       Output       Raw RGB data output bit[4]         E3       DGND       Ground       DGND         E4       D<1>       Output       Raw RGB data output bit[1]         E5       DVDD       Power       Power for digital core: 1.5~1.8V, connect capacity to ground.         E6       D<9>       Output       Raw RGB data output bit[9]         MDP<1>       Output       Raw RGB data output bit[9]         MD <t< td=""><td></td></t<>	
MDN<0>       Output       MIPI data<0>(-)         D1       D<8>       Output       Raw RGB data output bit[8]         D2       D<2>       Output       Raw RGB data output bit[2]         D3       PCLK       Output       Pixel clock output         D4       D<0>       Output       Raw RGB data output bit[0]         D5       MDP       Output       MIPI data<0>(+)         MDP<0>       Output       MIPI data<0>(+)         MDN<1>       Output       MIPI data<1>(-)         E1       IOVDD       Power       Power supply for I/O circuits: 1.7         please connect capacity to ground.         E2       D<4>       Output       Raw RGB data output bit[4]         E3       DGND       Ground       DGND         E4       D<1>       Output       Raw RGB data output bit[1]         Power       Power for digital core: 1.5~1.8V, connect capacity to ground.         E6       D<9>       Output       Raw RGB data output bit[9]         MDP<1>       Output       MIPI data<1>(+)	
MDN<0>       Output       MIPI data<0> (-)         D1       D<8>       Output       Raw RGB data output bit[8]         D2       D<2>       Output       Raw RGB data output bit[2]         D3       PCLK       Output       Pixel clock output         D4       D<0>       Output       Raw RGB data output bit[0]         D5       D<3>       Output       Raw RGB data output bit[3]         MDP<0>       Output       MIPI data<0> (+)         D6       MON<1>       Output       MIPI data<1> (-)         E1       IOVDD       Power       Power supply for I/O circuits: 1.7         please connect capacity to ground.         E2       D<4>       Output       Raw RGB data output bit[4]         E3       DGND       Ground       DGND         E4       D<1>       Output       Raw RGB data output bit[1]         E5       DVDD       Power       Power for digital core: 1.5~1.8V, connect capacity to ground.         E6       MDP<1>       Output       Raw RGB data output bit[9]         MDP<1>       Output       MIPI data<1> (+)	
D2       D       D       PCLK       Output       Raw RGB data output bit[2]         D4       D<0>       Output       Raw RGB data output bit[0]         D5       D       Output       Raw RGB data output bit[3]         MDP<0>       Output       MIPI data<0> (+)         MD6       MOP       Output       MIPI data<1> (-)         MDN<1>       Output       MIPI data<1> (-)         E1       IOVDD       Power       Power supply for I/O circuits: 1.7         please connect capacity to ground.         E2       D<4>       Output       Raw RGB data output bit[4]         E3       DGND       Ground       DGND         E4       D<1>       Output       Raw RGB data output bit[1]         Power       Power for digital core: 1.5~1.8V, connect capacity to ground.         E6       D<9>       Output       Raw RGB data output bit[9]         MDP<1>       Output       MIPI data<1> (+)    10-bit output (RAW): D<9>~D<0>.	
D3       PCLK       Output       Pixel clock output         D4       D<0>       Output       Raw RGB data output bit[0]         D5       D<3>       Output       Raw RGB data output bit[3]         MDP<0>       Output       MIPI data<0> (+)         D6       MON       Output       Raw RGB data output bit[7]         MDN<1>       Output       MIPI data<1> (-)         E1       IOVDD       Power       Power supply for I/O circuits: 1.7         please connect capacity to ground.         E2       D<4>       Output       Raw RGB data output bit[4]         E3       DGND       Ground       DGND         E4       D<1>       Output       Raw RGB data output bit[1]         Power       Power for digital core: 1.5~1.8V, connect capacity to ground.         E6       D<9>       Output       Raw RGB data output bit[9]         MDP<1>       Output       MIPI data<1> (+)	
D4       D<0>       Output       Raw RGB data output bit[0]         D5       D<3>       Output       Raw RGB data output bit[3]         MDP<0>       Output       MIPI data<0> (+)         D6       MON<1>       Output       MIPI data<1> (-)         E1       IOVDD       Power       Power supply for I/O circuits: 1.7√         please connect capacity to ground.         E2       D<4>       Output       Raw RGB data output bit[4]         E3       DGND       Ground       DGND         E4       D<1>       Output       Raw RGB data output bit[1]         E5       DVDD       Power       Power for digital core: 1.5~1.8V, connect capacity to ground.         E6       D<9>       Output       Raw RGB data output bit[9]         MDP<1>       Output       MIPI data<1> (+)	
D<3> Output Raw RGB data output bit[3]  MDP<0> Output MIPI data<0> (+)  D<7> Output Raw RGB data output bit[7]  MDN<1> Output MIPI data<1> (-)  E1 IOVDD Power Power supply for I/O circuits: 1.7  please connect capacity to ground.  E2 D<4> Output Raw RGB data output bit[4]  E3 DGND Ground DGND  E4 D<1> Output Raw RGB data output bit[1]  E5 DVDD Power Power for digital core: 1.5~1.8V, connect capacity to ground.  Power For digital core: 1.5~1.8V, connect capacity to ground.  MDP<1> Output Raw RGB data output bit[9]  MDP<1> Output MIPI data<1> (+)  10-bit output (RAW): D<9>~D<0>.	
MDP<0> Output MIPI data<0> (+)  D<7> Output Raw RGB data output bit[7]  MDN<1> Output MIPI data<1> (-)  E1 IOVDD Power Power supply for I/O circuits: 1.7  please connect capacity to ground.  E2 D<4> Output Raw RGB data output bit[4]  E3 DGND Ground DGND  E4 D<1> Output Raw RGB data output bit[1]  E5 DVDD Power Power for digital core: 1.5~1.8V, connect capacity to ground.  B6 D<9> Output Raw RGB data output bit[9]  MDP<1> Output MIPI data<1> (+)  ■ 10-bit output (RAW): D<9>~D<0>.	
MDP<0> Output MIPI data<0> (+)   D<7> Output Raw RGB data output bit[7]   MDN<1> Output MIPI data<1> (-)   E1 IOVDD Power Power supply for I/O circuits: 1.7√   please connect capacity to ground. please connect capacity to ground.   E2 D<4> Output Raw RGB data output bit[4]   E3 DGND Ground DGND   E4 D<1> Output Raw RGB data output bit[1]   Power Power for digital core: 1.5~1.8V, connect capacity to ground.   E6 D<9> Output Raw RGB data output bit[9]   MDP<1> Output MIPI data<1> (+)    10-bit output (RAW): D<9>~D<0>.	
MDN<1> Output MIPI data<1> (-)  E1 IOVDD Power Power supply for I/O circuits: 1.7  please connect capacity to ground.  E2 D<4> Output Raw RGB data output bit[4]  E3 DGND Ground DGND  E4 D<1> Output Raw RGB data output bit[1]  Power For digital core: 1.5~1.8V, connect capacity to ground.  Power for digital core: 1.5~1.8V, connect capacity to ground.  D<9> Output Raw RGB data output bit[9]  MDP<1> Output MIPI data<1> (+)  10-bit output (RAW): D<9>~D<0>.	
MDN<1> Output MIPI data<1> (-)  Power supply for I/O circuits: 1.7  please connect capacity to ground.  E2 D<4> Output Raw RGB data output bit[4]  E3 DGND Ground DGND  E4 D<1> Output Raw RGB data output bit[1]  Power for digital core: 1.5~1.8V, connect capacity to ground.  Power for digital core: 1.5~1.8V, connect capacity to ground.  B>9> Output Raw RGB data output bit[9]  MDP<1> Output MIPI data<1> (+)  ■ 10-bit output (RAW): D<9>~D<0>.	
please connect capacity to ground.  E2 D<4> Output Raw RGB data output bit[4]  E3 DGND Ground DGND  E4 D<1> Output Raw RGB data output bit[1]  Power For digital core: 1.5~1.8V, connect capacity to ground.  D<9> Output Raw RGB data output bit[9]  MDP<1> Output MIPI data<1>(+)  10-bit output (RAW): D<9>~D<0>.	
E2 D<4> Output Raw RGB data output bit[4]  E3 DGND Ground DGND  E4 D<1> Output Raw RGB data output bit[1]  Power for digital core: 1.5~1.8V, connect capacity to ground.  D<9> Output Raw RGB data output bit[9]  MDP<1> Output MIPI data<1>(+)  10-bit output (RAW): D<9>~D<0>.	′~3.6V
E3 DGND Ground DGND  E4 D<1> Output Raw RGB data output bit[1]  Power For digital core: 1.5~1.8V, connect capacity to ground.  B0<9> Output Raw RGB data output bit[9]  MDP<1> Output MIPI data<1>(+)  10-bit output (RAW): D<9>~D<0>.	
E4 D<1> Output Raw RGB data output bit[1]  Power for digital core: 1.5~1.8V, connect capacity to ground.  D<9> Output Raw RGB data output bit[9]  MDP<1> Output MIPI data<1>(+)  10-bit output (RAW): D<9>~D<0>.	
Power for digital core: 1.5~1.8V, connect capacity to ground.  Below Power for digital core: 1.5~1.8V, connect capacity to ground.  Raw RGB data output bit[9]  MDP<1> Output MIPI data<1> (+)  10-bit output (RAW): D<9>~D<0>.	
connect capacity to ground.  Be D<9> Output Raw RGB data output bit[9]  MDP<1> Output MIPI data<1> (+)  10-bit output (RAW): D<9>~D<0>.	
E6 Connect capacity to ground.  Raw RGB data output bit[9]  MDP<1> Output MIPI data<1> (+)  10-bit output (RAW): D<9>~D<0>.	please
E6	
MDP<1>   Output   MIPI data<1> (+)  ◆ 10-bit output (RAW): D<9>~D<0>.	( )
♦ 8-bit output (RAW): D<9>~D<2>.	

GC1014 DataSheet 8/30




# 3. Optical Specifications

# **3.1 Sensor Array Center**



### 3.2 Pixel Array



GC1014 DataSheet 9 / 30




Pixel array is covered by Bayer pattern color filters. The primary color BG/GR array is arranged in line-alternating way.

If no flip in column, column is read out from 0 to 1295. If flip in column, column is read out from 1295 to 0.

If no flip in row, row is read out from 0 to 741. If flip in row, row is read out from 741 to 0.

# 3.3 Lens Chief Ray Angle (CRA)



Field(%)	Image Height(mm)	CRA(degrees)
0	0.000	0.0
5	0.125	2.4
10	0.250	4.7
15	0.374	7.0
20	0.499	9.3
25	0.624	11.6
30	0.749	13.8
35	0.874	16.0
40	0.999	18.0
45	1.123	19.9


GC1014 DataSheet 10 / 30



50	1.248	21.6
55	1.373	22.0
60	1.498	24.0
65	1.623	24.7
70	1.748	25.0
75	1.872	25.0
80	1.997	25.0
85	2.122	24.9
90	2.247	24.9
95	2.372	24.9
100	2.497	25.0

# 3.4 Color Filter Spectral Characteristics

The optical spectrum of color filters is shown below



GC1014 DataSheet 11 / 30



#### 4. Two-wire Serial Bus Communication


GC1014 Device Address:

serial bus write address = 0x78, serial bus read address = 0x79

#### 4.1 Protocol

The host must perform the role of a communications master and GC1014 acts as either a slave receiver or transmitter. The master must do

- ◆ Generate the **Start(S)/Stop(P)** condition
- ◆ Provide the serial clock on **SBCL**.



#### **Single Register Writing:**

S 78H A Register Address A Data A P

#### **Incremental Register Writing:**

S 78H A Register Address A Data(1) A ...... Data(N) A P

#### **Single Register Reading:**

S 79H A Register Address A S 79H A Data NA P

#### **Notes:**

From master to slave From slave to master

**S:** Start condition **P:** Stop condition

A: Acknowledge bit NA: No acknowledge


Register Address: Sensor register address

**Data:** Sensor register value

GC1014 DataSheet 12 / 30



#### 4.2 Serial Bus Timing








#### 5. Applications

#### **5.1 DVP Timing**

Suppose Vsync is low active and Hsync is high active, and output format is RAW Bayer 10bit/8bit, then the timing of Vsync and Hsync is bellowing (take capture mode for example, preview mode is the same):



Ft =VB+ Vt +16(darkrow\_line)(unit is row\_time)

VB +16 = Bt + St + Et, Vblank/Dummy line, setting by register P0:0x07 and P0:0x08.

Ft -> Frame time, one frame time.

Bt -> Blank time, Vsync no active time.

St -> Start time, setting by register P0:0x13.

Et  $\rightarrow$  End time, setting by register P0:0x14.

Vt -> valid line time.Vt = win\_height, win\_height is setting by register P0:0x0d and P0:0x0e.

When exp\_time  $\leq$  win\_height+VB+16, Bt = VB+16 - St - Et. Frame rate is controlled by window\_height + VB+16.

When exp\_time > win\_height + VB, Bt = exp\_time - win\_height - St - Et. Frame rate is controlled by exp\_time.

#### The following is row\_time calculate:

row\_time = (Hb + Sh\_delay + win\_width /2+ 4)/HPCLK.

Hb -> HBlank or dummy pixel, Setting by register P0:0x05 and P0:0x06.

Sh\_delay -> Setting by register P0:0x11, P0:0x12.

win\_width -> Setting by register P0:0x0f and P0:0x10, win\_width = final\_output\_width + 16. So for HD, we should set win\_width as 1296.


GC1014 DataSheet 14 / 30



HPCLK -> half PCLK.

#### **5.2 MIPI**

#### 5.2.1 Clock lane low-power



#### Notice:

- ◆ Clock must be reliable during high speed transmission and mode-switching.
- ◆ Clock can go to LP only if data lanes are in LP (and nothing relies on it).
- ◆ In Low-Power data lanes are conceptually asynchronous (independent of the high speed clock).

T<sub>CLK PRE</sub>: setting by Register P3: 0x24

T<sub>CLK HS PRE</sub>: setting by Register P3: 0x22

T<sub>CLK\_POST</sub>: setting by Register P3: 0x25


T<sub>CLK</sub> z<sub>ERO</sub>: setting by Register P3: 0x23

T<sub>CLK\_TRAIL</sub>: setting by Register P3: 0x26

GC1014 DataSheet 15 / 30



#### 5.2.2 Data Burst



#### Notice:

- Clock keeps running and samples data lanes (except for lanes in LPS).
- Unambiguous leader and trailer sequences required to distill real bits.
- Trailer is removed inside PHY (a few bytes).
- Time-out to ignore line values during line state transition.

T<sub>LPX</sub>: setting by Register P3:0x21


CONFIDENTIAL CONFIDENTIAL

GC1014 DataSheet 16/30




# 5.3 Power On/Off Sequence

#### **5.3.1 Power On Sequence**



Parameter	Description	Min.	Max.	Unit
t0	IOVDD rising time	50		us
t1	From IOVDD to DVDD	0		us
t2	From DVDD to AVDD	50		us
t3	AVDD rising time	50		
t4	From AVDD to MCLK applied	0		us
t5	From MCLK applied to Sensor enable	0		us
t6	From PWDN pull low to RESET pull high	0	50	us

# **5.3.2 Power Off Sequence**



GC1014 DataSheet 17 / 30



t0	From DVDD to IOVDD falling time	0	us
t1	From AVDD to DVDD falling time	0	us
t2	AVDD falling time	0	us
t3	From MCLK disable to sensor AVDD power	0	us
	down		
t4	From sensor disable to RESET pull low	0	us
t5	From sensor RESET pull low to MCLK disable	0	us
t6	From power Off to PWDN pull low	0	us

- ♦ Recommended power on/off sequence is above.
- ♦ If you have special requirements in application, please contact with us to confirm.


# **5.4 DC Parameters**

	Supply									
Symbol			Pa	rameter	Miı	Min T		ур	Max	Unit
V <sub>AVDD</sub>		Pov	ver sup	ply	3.3	3	3	.3	3.6	V
$V_{DVDD}$		Sup	ply volt	tage(digital core)	1.5	5	1	.5	1.8	V
V <sub>IOVDD</sub>		Sup	ply volt	tage(digital I/O)	1.7	7		-	3.6	V
	S	ym	bol	Parameter		M	in	Тур	Max	Unit
	IAVE	D					-	26	32	mA
DVP	I <sub>DVE</sub>	D18		Active(operatir	ng)		-	15	23	mA
DVF	T		1.8V	current			-	8	18	mA
	<b>I</b> <sub>IOVDD</sub> 3.3V		3.3V			- 1		18	35	mA
	I <sub>DDS_PWD</sub>		D	Standby Current				30	100	uA
	Symbol		bol	Parameter		M	in \	Тур	Max	Unit
	I <sub>AVE</sub>	D						26	35	mA
MIPI	I <sub>DVE</sub>	DVDD18		Active(operating	ng)		-	30	35	mA
1-121-2	T		1.8V	current			-	0.1	5	mA
	-10v	שט	3.3V	101			-	0.2	5	mA
	I <sub>DDS</sub>			Standby Curre			-	30	100	uA
Digital I	nput	t(Ty	pical o	conditions: AVDI	)=3.3	V, [	DVDI	<b>D=1.8</b>	V, IOVDI	)=3.3V)
V <sub>IH</sub>		Inp	out volt	age HIGH	2	2.4				V
V <sub>IL</sub>				tage LOW					0.6	V
	Outp			3.3V, standard	Loadi	ng 2	25PF	, IOV	/DD=3.3V	-
V <sub>OH</sub>		Ou	tput vo	ltage HIGH	3	3.0				V
V <sub>OL</sub>		Ou	tput vo	ltage LOW					0.2	V

GC1014 DataSheet 18 / 30



# 6. Package Specification



Parameter	Symbol	Nominal	Min.	Max.
raiametei	Syllibol		μ <b> m</b>	
Package Body Dimension X	Α	5620	5595	5645
Package Body Dimension Y	В	3740	3715	3765
Package Height	С	735	680	790
Ball Height	C1	175	145	205
Package Body Thickness	C2	560	525	595
Glass Thickness	C3	400	390	410
Cavity Height (glass to pixel distance)	C4	30	26	34
Cavity Wall + Epoxy Thickness (glass	CF	22 F	27.5	27.5
to the wafer bonding top point)	C5	32.5	27.5	37.5
Ball Diameter	D	350	320	380
Total Pin Count	N	28		
Pins Count X axis	N1	6		
Pins Count Y axis	N2	5		
Pins Pitch X axis	J1	800		
Pins Pitch Y axis	J2	750		
Edge to Pin Center Distance along X	S1	1083.645	1083.615	1083.675
Edge to Pin Center Distance along Y	S2	360	359.97	360.03

GC1014 DataSheet 19 / 30



# 7. Register List

#### **System Register**

Address	Name	Width	Default	R/W	Description
			Value	_	
0xf0	Sensor_ID_h	8	0x10	RO	Sensor_ID
	igh				VIC I DR.
0xf1	Sensor_ID_I	8	0x04	RO	Sensor_ID
	ow				
0xf2	pad_buf_mode	5	0x00	RW	[[5] pad_buf_mode
	pad_vb_hiz_m	1K			[4] pad_vb_hiz_mode
	ode	V			[3] data_pad_io
. 1	data_pad_io				[2:0] sync_pad_io
	sync_pad_io				0: input
					1: output
0xf3	I2C_open_en	1	0x00	RW	[7:1] NA
					[0] I2C_open_en
0xf4	serial_clk2_do	3	0x03		[2:0] serial_clk2_double
	uble				
0xf6	Up_down	6	0x00	RW	[7:6] NA
	Pwd_dn				[5:4] up_dn
					00: not pull
					01: pull down
					10: pull up 11: illegal
					[3:1] NA
					[0] PWD dn
					0: pull down
					1: not pull
0xf7	PLL_mode1	8	0x10	RW	[7]dvpmode
			27		[6:4]serial clk div
			1		[3]clk_double
1	$V \times V$				[2]3/2 div
	$\sigma \nu$				[1] div2en
					[0] pll_en
0xf8	PLL_mode2	8	0x00	RW	[7] div2 enable
					[6] div2_frame
					[5:0] divx4
0xf9	Cm_mode	8	0x00	RW	[7]regf clk enable
					[6] use internal clk
					[5]freq_div2_analog_mode
					[4] sync_use_pll_mode

GC1014 DataSheet 20 / 30



			1	1	
					[3]isp all clock enable
					[2]serial clk enable
					[1]re_lock_pll
					[0]not_use_pll
0xfa	clk_div_mode	8	0x00	RW	[7:4]divide_by [3:0]clock duty eg:pllclk=192
0xfb	i2c_device_id	8	0x6c	RW	[7:1] I2C device ID, can write once [0] NA
0xfc	analog_pwc	8	0x01	RW	[7:6]lpldo_r
				$\mathbb{C}^{n}$	[5:4]vpll_r
					[3]vpll_en
					[2]vpix_en
	$\mathcal{N} \mathcal{N} \mathcal{N} \mathcal{N}$	)			[1]lpldo_en
					[0] apwd Not wether which will cause
					suicide
0xfd	clk_div2_mode	8	0x11	RW	[7:4]divide_by
					[3:0]clock duty eg:pllclk=192
0xfe	Reset related	8	0x00	RW	[7] soft_reset
					[6] cm_reset
					[5] mipi_reset
					[4] CISCTL_restart_n
					[3] spi_reset
					[2:0] page_select
					00:REGF
					01:REGF1
					10:REGF2
					11:BCR 111:is fpga

					111:is fpga
Analog 8	& CISCTL	مر	7	(	
Address	Name	Width	Default Value	R/W	Description
P0:0x03	Exposure[12:8	5	0x00	RW	[7:5] NA
$M_{N}$					[4:0] exposure[12:8], use line
471					processing time as the unit.
P0:0x04	Exposure[7:0]	8	0x10	RW	Exposure[7:0]
P0:0x05	HB[11:8]	4	0x00	RW	H Blanking
P0:0x06	HB[7:0]	8	0xa4	RW	
P0:0x07	VB[12:8]	5	0x00	RW	Vertical blanking, if current exposure <
P0:0x08	VB[7:0]	8	0x10	RW	( Vb + window Height) , frame rate will
					be ( Vb + window Height); otherwise

GC1014 DataSheet 21 / 30



					frame rate will be determined by
					exposure
P0:0x09	Row_start[9:8]	2	0x00	RW	Row Start
P0:0x0a	Row_start[7:0]	8	0x00	RW	.17\\
P0:0x0b	Col_start[10:8]	3	0x00	RW	Col start
P0:0x0c	Col_start[7:1]	8	0x00	RW	
P0:0x0d	win_height[9:8	2	0x02	RW	[7:2] NA
	]				[1:0] Window height[9:8]
P0:0x0e	win_height[7:0	8	0xe0	RW	Window height[7:0]
P0:0x0f	win_width[10:	3	0x02	RW	[7:3] NA
	8]				[2:0] Window width[10:8]
P0:0x10	win_width[7:0	8	0x88	RW	window width[7:0]
P0:0x11	Sh_delay[9:8]	2	0x00	RW	Sh_delay[9:8]
P0:0x12	Sh_delay[7:0]	8	0x18	RW	Sh_delay[7:0]
P0:0x13	Vs_st	8	0x11	RW	Vs_st
P0:0x14	Vs_et	8	0x01	RW	Vs_et
P0:0x15	Reserved	8	0x00	RW	Reserved
P0:0x16	Reserved	8	0xc1	RW	Reserved
P0:0x17	Mirror & Flip	8	0X00	RW	[7:2] Reserved
					[1] Flip
					[0] mirror
P0:0x18	Reserved	8	0x0a	RW	Reserved
P0:0x19	Reserved	8	0x05	RW	Reserved
P0:0x1a	Reserved	8	0x18	RW	Reserved
P0:0x1b	Reserved	8	0x44	RW	Reserved
P0:0x1c	Reserved	8	0x10	RW	Reserved
P0:0x1d	Reserved	8	0x20	RW	Reserved
P0:0x1e	Reserved	8	0x90	RW	Reserved
P0:0x1f	Reserved	8	0x08	RW	Reserved
	MI,				
P0:0x20	Reserved	8	0x00		Reserved
P0:0x21	Reserved	8	0x40	RW	Reserved
P0:0x22	Reserved	8	0xb2	RW	Reserved
P0:0x23	Reserved	8	0x01	RW	Reserved
P0:0x24	ANALOG_PAD_	8	0x55	RW	[7:6] data_low_drv
	drv				[5:4] sync_drv
					[3:2] data_high_drv

GC1014 DataSheet 22 / 30



Address	Name	Width	Default	R/W	Description			
CSI/PHY1.0								
P0:0x3f	Reserved	5	0x08	RW	Reserved			
P0:0x3a	Reserved	5	0x1f	RW	Reserved			
P0:0x39	Reserved	5	0x17	RW	Reserved			
P0:0x38	Reserved	5	0x0f	RW	Reserved			
P0:0x37	Reserved	5	0x7	RW	Reserved			
P0:0x36	Reserved	5	0x06	RW	Reserved			
P0:0x35	Reserved	5	0x05	RW	Reserved			
P0:0x34	Reserved	5	0x04	RW	Reserved			
P0:0x33	Reserved	5	0x03	RW	Reserved			
P0:0x32	Reserved	5	0x02	RW	Reserved			
P0:0x31	Reserved	5	0x01	RW	Reserved			
P0:0x30	Reserved	5	0x00	RW	Reserved			
P0:0x2f	Reserved	8	0x11	RW	Reserved			
P0:0x2e	Reserved	8	0x43	RW	Reserved			
P0:0x2d	Reserved	8	0x12	RW	Reserved			
P0:0x2c	Reserved	8	0x58	RW	Reserved			
P0:0x2b	Reserved	8	0x00	RW	Reserved			
P0:0x2a	Reserved	4	0x01		Reserved			
P0:0x29	Reserved	8	0x05	RW	Reserved			
P0:0x27	Reserved	8	0x08	RW	Reserved			
P0:0x26	Reserved	8	0xa0	RW	Reserved			
P0:0x25	Reserved	8	0x00	RW	Reserved			
					[1:0] pclk_drv			

#### CSI/PHY1.0

Address	Name	Width	Default	D/W	Description
Audiess	Ivaille	wiatii		K, W	Description
			Value	0	
P3:0x01	DPHY_analog_	8	0x00	RW	[7] clklane_p2s_sel
	mode1				[6] CTD_lane1
	10				[5] CTD_lane0
	1111	10			[4] CTD_clk
	$V \times V$				[2] PHY_lane1_en
	MI.				[1] PHY_lane0_en
LAL					[0] PHY_clk_en
P3:0x02	DPHY_analog_	8	0x80	RW	[7]LWC odd support
	mode2				[6:4] lane0_diff
					[2:0] clk_diff;
P3:0x03	DPHY_analog_	8	0x00	RW	[6] lane1_delay
	mode3				[5] lane0_delay
					[4] clk_delay

GC1014 DataSheet 23 / 30



	T		Π		
					[3] NA
					[2:0] lane1_diff
P3:0x04	FIFO_prog_full _level[7:0]	8	0x01	RW	FIFO_prog_full_level[7:0]
P3:0x05	FIFO_prog_full _level[11:8]	4	0x00	RW	[7:4] NA [3:0] FIFO_prog_full_level[11:8]
P3:0x06	FIFO_mode	8	0x04	RW	[7] MIPI_clk_Module
. Grande					[6] manual CSI2_up_mode
					[5] no flop mode
					[4] fifo_rst_mode
			7		[3] FIFO write read gate mode
	-3101				[2] odd Iwc
	NNU	9'			[1] NA
1 1					[0] mipi_write_gate mode
P3:0x10	buf_CSI2_mod	8	0x00	RW	[7] lane_ena
VI.	e				[6] NA
					[5] ULP_mode
					[4] MIPI_ena
					[3] bit10_swicth
					[2] RAW8
					[1] line_sync_mode
					[0] double_lane
P3:0x11	LDI_set	8	0x2b	RW	RAW10
P3:0x12	LWC_set[7:0]	8	0x40	RW	1280x5/4 RAW10
P3:0x13	LWC_set[15:8]	8	0x06	RW	1280x5/4 RAW10
P3:0x14	SYNC_set	8	0xb8	RW	SYNC_set
P3:0x15	DPHY_mode	8	0x00	RW	[7]DATA gate mode
					[6]quiet or line rise
					[5]delay cnt
					[4] 1 adv trigger 0 prog
			21		[3]lane0_switch_msb
			111		[2]clk_switch_msb
1	VV	70			[1:0] clklane_mode
P3:0x16	LP_set	8	0x09	RW	[7:6] hi-z
	1/2				[3:2] 1
					[1:0] 0
P3:0x20	T_init_set	8	0x80	RW	Timing of initial setting, more than 100
					us
P3:0x21	T_LPX_set	8	0x10		Timing of LP setting, more than 50ns
P3:0x22	T_CLK_HS_PR	8	0x05	RW	Timing of COCLK HS PREPARE setting,
	EPARE_set				38ns ~95ns LP00
P3:0x23	T_CLK_zero_s	8	0x30	RW	Timing of COCLK HS zero setting, more

GC1014 DataSheet 24 / 30



	et				than 300ns
P3:0x24	T_CLK_PRE_se	8	0x02	RW	Timing of COCLK HS PRE of Data setting,
	t				more than 8UI
P3:0x25	T_CLK_POST_	8	0x10	RW	Timing of COCLK HS Post of Data setting,
	set				60ns +52UI
P3:0x26	T_CLK_TRAIL_ set	8	0x08	RW	Timing of COCLK tail setting, 60ns
P3:0x27	T_HS_exit_set	8	0x10	RW	Timing of HS exit setting, more than 100ns
P3:0x28	T_wakeup_set	8	0xa0	RW	Timing of wakeup setting, 1ms
P3:0x29	T_HS_PREPAR E_set	8	0x06	RW	Timing of data HS PREPARE setting, 45+4UI~85+5UI
P3:0x2a	T_HS_Zero_se t	8	0x0a	RW	Timing of data HS zero setting, 140ns
P3:0x2b	T_HS_TRAIL_s et	8	0x08	RW	Timing of data HS trail setting, 60ns
P3:0x30	MIPI_test	2	0x00	RW	[7:2] NA
					[1:0] MIPI_test
P3:0x31	MIPI_test_dat a0	8	0x96	RW	MIPI_test_data0
P3:0x32	MIPI_test_dat a1	8	0x3a	RW	MIPI_test_data1
P3:0x33	MIPI_test_dat a2	8	0x87	RW	MIPI_test_data2
P3:0x34	MIPI_test_dat a3	8	0xb5	RW	MIPI_test_data3
P3:0x35	hsync_in_start _4_5_cnt_num [7:0]	8	0x08	RW	hsync_in_start_4_5_cnt_num[7:0]
P3:0x36	hsync_in_start _4_5_cnt_num [9:8]	2	0x00	RW	[7:2] NA [1:0] hsync_in_start_4_5_cnt_num[9:8]
P3:0x3f	fifo error log	2		RO	fifo_error log
P3:0x40	output_buf_m	8	0x00		[7:4]NA
	ode1				[3]dummy outbuf en
1111	3001				[2:1]delay_half
Y,					[0] outbuf en
P3:0x41	output_buf_m	8	0x00	RW	4 outbuf 8-bit
	ode2	-			3 dummy pclk
					2 clk gating
	1				
					1 pclk_polarity

GC1014 DataSheet 25 / 30



Address	Name		Default	R/W	Description
ISP Rela	nted				JE DENI
	buf_win_width [10:8]	3	0x05	RW	[2:0] buf_win_width[10:8]
	[7:0]				
P3:0x42	buf_win_width	8	0x00	RW	[7:0] buf_win_width[7:0]

#### **ISP Related**

15r Related							
Address	Name	Width	Default	R/W	Description		
			Value				
P0:0x7b	Reserved	8	0x00	RW	Reserved		
P0:0x7c	Reserved	8	0x00	RW	Reserved		
P0:0x7d	Reserved	8	0x00	RW	Reserved		
P0:0x80~ 0x84	col_gain	8	0x00		Col gain		
P0:0x85	Reserved	2	0x00	RW	Reserved		
P0:0x86	Reserved	8	0x00	RW	Reserved		
P0:0x87	Reserved	8	0x00	RW	Reserved		
P0:0x88	Reserved	8	0x53	RW	Reserved		
P0:0x89	Reserved	8	0x03	RW	Reserved		
P0:0x8a	Reserved	8	0xbf	RW	Reserved		
P0:0x8b	Reserved	8	0xa2	RW	[7:5] Reserved		
					[4] test image in output		
					[3:0] Reserved		
P0:0x8c	debug_mode2	8	0x0f	RW	<ul><li>[7:5] Reserved</li><li>[4] input_test_image</li><li>[3] Reserved</li><li>[2] pclk_out_polarity</li><li>[1] hsync_polarity</li><li>[0] vsync_polarity</li></ul>		
P0:0x8d	debug_mode3	8	0x02	RW	[7:4] test image fix value,		
	-310	-			[3] test image fix value mode		
	NV	10			[2:0] Reserved		
	Reserved	3	0x00	RW	Reserved		
P0:0x8f	Reserved	7	0x12	RW	Reserved		
P0:0x90	Crop_win_mod	1	0x00	RW	[7:1]NA		
	e				[0] Crop out win mode		
P0:0x91	out_win_y1[9:	2	0x00	RW	[7:2] NA		
	8]				[1:0] Crop _win_y1[9:8]		
	out_win_y1[7: 0]	8	0x00	RW	Crop _win_y1[7:0]		
P0:0x93	out_win_x1[10	3	0x00	RW	[7:3] NA		

GC1014 DataSheet 26/30



P0:0x94		:8]				[2:0] Crop _win_x1[10:8]
P0:0x95	P0:0x94	-	8	0x00	RW	
P0:0x96	. 010,51			OXOG	1	C. OPX1[710]
P0:0x96	P0:0x95	out_win_heigh	2	0x02	RW	[7:2] NA
Fig.		t[9:8]				[1:0] Out window height[9:8]
P0:0x97         out_win_width [10:8]         3         0x05         RW [7:3] NA [2:0] Out window width[10:8]           P0:0x98         out_win_width [7:0]         8         0x00         RW Out window width[7:0]           P0:0x99         Reserved         7         0x10         RW Reserved           P0:0x9a         Reserved         3         0x05         RW Reserved           P0:0x9b         Reserved         8         0x16         RW Reserved           P0:0x9c         Reserved         8         0x20         RW Reserved           P0:0x9c         Reserved         8         0x20         RW Reserved           P0:0x9d         Reserved         8         0x30         RW Reserved           P0:0x9d         Reserved         8         0x40         RW Reserved           P0:0x9e         Reserved         8         0x50         RW Reserved           P0:0x9f         Reserved         8         0x60         RW Reserved           P0:0x9f         Reserved         8         0x60         RW Reserved           P0:0xa0         Reserved         8         0x70         RW Reserved           P0:0xa2         Reserved         8         0xa0         RW Reserved <t< td=""><td>P0:0x96</td><td>out_win_heigh</td><td>8</td><td>0xd0</td><td>RW</td><td>Out window height[7:0]</td></t<>	P0:0x96	out_win_heigh	8	0xd0	RW	Out window height[7:0]
[10:8] [2:0] Out window width[10:8] P0:0x98 out_win_width		t[7:0]				
PO:0x98         out_win_width [7:0]         8         0x00         RW         Out window width[7:0]           PO:0x99         Reserved         7         0x10         RW         Reserved           PO:0x9a         Reserved         3         0x05         RW         Reserved           PO:0x9b         Reserved         8         0x16         RW         Reserved           PO:0x9c         Reserved         8         0x20         RW         Reserved           PO:0x9d         Reserved         8         0x30         RW         Reserved           PO:0x9d         Reserved         8         0x40         RW         Reserved           PO:0x9f         Reserved         8         0x50         RW         Reserved           PO:0x9f         Reserved         8         0x60         RW         Reserved           PO:0xa1         Reserved         8         0x70         RW         Reserved           PO:0xa2         Reserved         8         0x80         RW         Reserved           PO:0xa3         Reserved         8         0xa0         RW         Reserved           PO:0xa4         Reserved         8         0x0         RW         Rese	P0:0x97	out_win_width	3	0x05	RW	[7:3] NA
T7:0    T0:0    T0:0		[10:8]				[2:0] Out window width[10:8]
P0:0x99         Reserved         7         0x10         RW         Reserved           P0:0x9a         Reserved         3         0x05         RW         Reserved           P0:0x9b         Reserved         8         0x16         RW         Reserved           P0:0x9c         Reserved         8         0x20         RW         Reserved           P0:0x9d         Reserved         8         0x30         RW         Reserved           P0:0x9e         Reserved         8         0x40         RW         Reserved           P0:0x9f         Reserved         8         0x50         RW         Reserved           P0:0x9f         Reserved         8         0x50         RW         Reserved           P0:0xa0         Reserved         8         0x70         RW         Reserved           P0:0xa1         Reserved         8         0x70         RW         Reserved           P0:0xa2         Reserved         8         0x90         RW         Reserved           P0:0xa3         Reserved         8         0x00         RW         Reserved           P0:0xa4         Reserved         8         0x0b         RW         Reserved	P0:0x98	out_win_width	8	0x00	RW	Out window width[7:0]
P0:0x9a         Reserved         3         0x05         RW         Reserved           P0:0x9b         Reserved         8         0x16         RW         Reserved           P0:0x9c         Reserved         8         0x20         RW         Reserved           P0:0x9d         Reserved         8         0x30         RW         Reserved           P0:0x9e         Reserved         8         0x40         RW         Reserved           P0:0x9f         Reserved         8         0x50         RW         Reserved           P0:0xa0         Reserved         8         0x60         RW         Reserved           P0:0xa1         Reserved         8         0x70         RW         Reserved           P0:0xa2         Reserved         8         0x80         RW         Reserved           P0:0xa3         Reserved         8         0xa0         RW         Reserved           P0:0xa4         Reserved         8         0x0b         RW         Reserved           P0:0xee         Reserved         8         0x0b         RW         Reserved           P0:0xe6         Reserved         8         0xa0         RW         Reserved		[7:0]	JK			
P0:0x9b         Reserved         8         0x16         RW         Reserved           P0:0x9c         Reserved         8         0x20         RW         Reserved           P0:0x9d         Reserved         8         0x30         RW         Reserved           P0:0x9e         Reserved         8         0x40         RW         Reserved           P0:0x9f         Reserved         8         0x50         RW         Reserved           P0:0xa0         Reserved         8         0x60         RW         Reserved           P0:0xa1         Reserved         8         0x70         RW         Reserved           P0:0xa2         Reserved         8         0x80         RW         Reserved           P0:0xa3         Reserved         8         0x90         RW         Reserved           P0:0xa4         Reserved         8         0x0b         RW         Reserved           P0:0xee         Reserved         8         0x0b         RW         Reserved           P0:0xee         Reserved         8         0x00         RW         Reserved           P0:0xee         Reserved         8         0xab         RW         Reserved	P0:0x99	Reserved		0x10	RW	Reserved
P0:0x9c         Reserved         8         0x20         RW         Reserved           P0:0x9d         Reserved         8         0x30         RW         Reserved           P0:0x9e         Reserved         8         0x40         RW         Reserved           P0:0x9f         Reserved         8         0x50         RW         Reserved           P0:0xa0         Reserved         8         0x60         RW         Reserved           P0:0xa1         Reserved         8         0x70         RW         Reserved           P0:0xa2         Reserved         8         0x80         RW         Reserved           P0:0xa3         Reserved         8         0x90         RW         Reserved           P0:0xa4         Reserved         8         0x0b         RW         Reserved           P0:0xa5         Reserved         8         0x0b         RW         Reserved           P0:0xee         Reserved         8         0x0b         RW         Reserved           P0:0xe6         Reserved         8         0x00         RW         Reserved           P0:0xe1         Reserved         8         0xab         RW         Reserved	P0:0x9a	Reserved	3	0x05	RW	Reserved
P0:0x9d         Reserved         8         0x30         RW         Reserved           P0:0x9e         Reserved         8         0x40         RW         Reserved           P0:0x9f         Reserved         8         0x50         RW         Reserved           P0:0xa0         Reserved         8         0x60         RW         Reserved           P0:0xa1         Reserved         8         0x80         RW         Reserved           P0:0xa2         Reserved         8         0x80         RW         Reserved           P0:0xa3         Reserved         8         0x90         RW         Reserved           P0:0xa4         Reserved         8         0x0b         RW         Reserved           P0:0xee         Reserved         8         0x0b         RW         Reserved           P0:0xee         Reserved         8         0x0         Reserved         Reserved           P0:0xe6         Reserved         8         0x0         RW         Reserved           P0:0xe1         Reserved         8         0xb6         RW         Reserved           P0:0xe2         Reserved         8         0xb6         RW         Reserved	P0:0x9b	Reserved	8	0x16	RW	Reserved
P0:0x9e         Reserved         8         0x40         RW         Reserved           P0:0x9f         Reserved         8         0x50         RW         Reserved           P0:0xa0         Reserved         8         0x60         RW         Reserved           P0:0xa1         Reserved         8         0x70         RW         Reserved           P0:0xa2         Reserved         8         0x80         RW         Reserved           P0:0xa3         Reserved         8         0x90         RW         Reserved           P0:0xa4         Reserved         8         0xa0         RW         Reserved           P0:0xa5         Reserved         8         0x0b         RW         Reserved           P0:0xee         Reserved         8         RO         Reserved           P0:0xe6         Reserved         8         0x00         RW         Reserved           P0:0xe1         Reserved         8         0xab         RW         Reserved           P0:0xe2         Reserved         8         0xb6         RW         Reserved           P0:0xe3         Reserved         8         0x9d         RW         Reserved           P0:0	P0:0x9c	Reserved	8	0x20	RW	Reserved
P0:0x9f         Reserved         8         0x50         RW         Reserved           P0:0xa0         Reserved         8         0x60         RW         Reserved           P0:0xa1         Reserved         8         0x70         RW         Reserved           P0:0xa2         Reserved         8         0x80         RW         Reserved           P0:0xa3         Reserved         8         0x90         RW         Reserved           P0:0xa4         Reserved         8         0x0b         RW         Reserved           P0:0xa5         Reserved         8         0x0b         RW         Reserved           P0:0xee         Reserved         8         RO         Reserved           P0:0xee         Reserved         8         0x00         RW         Reserved           P0:0xe6         Reserved         8         0xab         RW         Reserved           P0:0xe2         Reserved         8         0xb6         RW         Reserved           P0:0xe2         Reserved         8         0x80         RW         Reserved           P0:0xe3         Reserved         8         0x9d         RW         Reserved           P0:0	P0:0x9d	Reserved	8	0x30	RW	Reserved
P0:0xa0         Reserved         8         0x60         RW         Reserved           P0:0xa1         Reserved         8         0x70         RW         Reserved           P0:0xa2         Reserved         8         0x80         RW         Reserved           P0:0xa3         Reserved         8         0x90         RW         Reserved           P0:0xa4         Reserved         8         0xa0         RW         Reserved           P0:0xa5         Reserved         8         RO         Reserved           P0:0xee         Reserved         8         RO         Reserved           P0:0xee         Reserved         8         0x00         RW         Reserved           P0:0xe0         Reserved         8         0x00         RW         Reserved           P0:0xe1         Reserved         8         0xab         RW         Reserved           P0:0xe2         Reserved         8         0xb6         RW         Reserved           P0:0xe3         Reserved         8         0x80         RW         Reserved           P0:0xe4         Reserved         8         0xec         RW         Reserved           P0:0xe5         R	P0:0x9e	Reserved	8	0x40	RW	Reserved
P0:0xa1         Reserved         8         0x70         RW         Reserved           P0:0xa2         Reserved         8         0x80         RW         Reserved           P0:0xa3         Reserved         8         0x90         RW         Reserved           P0:0xa4         Reserved         8         0x0b         RW         Reserved           P0:0xa5         Reserved         8         RO         Reserved           P0:0xee         Reserved         8         RO         Reserved           P0:0xee         Reserved         8         0x00         RW         Reserved           P0:0xef         Reserved         8         0xab         RW         Reserved           P0:0xe1         Reserved         8         0xab         RW         Reserved           P0:0xe2         Reserved         8         0xb6         RW         Reserved           P0:0xe3         Reserved         8         0x80         RW         Reserved           P0:0xe4         Reserved         8         0x9d         RW         Reserved           P0:0xe5         Reserved         8         0xc         RW         Reserved           P0:0xe6         Re	P0:0x9f	Reserved	8	0x50	RW	Reserved
P0:0xa2         Reserved         8         0x80         RW         Reserved           P0:0xa3         Reserved         8         0x90         RW         Reserved           P0:0xa4         Reserved         8         0x0b         RW         Reserved           P0:0xa5         Reserved         8         0x0b         RW         Reserved           P0:0xee         Reserved         8         RO         Reserved           P0:0xef         Reserved         8         0x00         RW         Reserved           P0:0xe0         Reserved         8         0xab         RW         Reserved           P0:0xe1         Reserved         8         0xb6         RW         Reserved           P0:0xe2         Reserved         8         0xb6         RW         Reserved           P0:0xe3         Reserved         8         0x9d         RW         Reserved           P0:0xe4         Reserved         8         0xec         RW         Reserved           P0:0xe5         Reserved         8         0xf1         RW         Reserved           P0:0xe6         Reserved         8         0xc7         RW         Reserved           P0:0	P0:0xa0	Reserved	8	0x60	RW	Reserved
P0:0xa3         Reserved         8         0x90         RW         Reserved           P0:0xa4         Reserved         8         0xa0         RW         Reserved           P0:0xa5         Reserved         8         0x0b         RW         Reserved           P0:0xee         Reserved         8         RO         Reserved           P0:0xef         Reserved         8         0x00         RW         Reserved           P0:0xe0         Reserved         8         0xab         RW         Reserved           P0:0xe1         Reserved         8         0xab         RW         Reserved           P0:0xe2         Reserved         8         0xb6         RW         Reserved           P0:0xe3         Reserved         8         0x80         RW         Reserved           P0:0xe4         Reserved         8         0x9d         RW         Reserved           P0:0xe5         Reserved         8         0xf1         RW         Reserved           P0:0xe6         Reserved         8         0xc7         RW         Reserved           P0:0xe7         Reserved         8         0xd1         RW         Reserved	P0:0xa1	Reserved	8	0x70	RW	Reserved
P0:0xa4         Reserved         8         0xa0         RW         Reserved           P0:0xa5         Reserved         8         0x0b         RW         Reserved           P0:0xee         Reserved         8         RO         Reserved           P0:0xef         Reserved         8         0x00         RW         Reserved           P0:0xe0         Reserved         8         0xab         RW         Reserved           P0:0xe1         Reserved         8         0xb6         RW         Reserved           P0:0xe2         Reserved         8         0x80         RW         Reserved           P0:0xe3         Reserved         8         0x9d         RW         Reserved           P0:0xe4         Reserved         8         0xec         RW         Reserved           P0:0xe5         Reserved         8         0xf1         RW         Reserved           P0:0xe6         Reserved         8         0xc7         RW         Reserved           P0:0xe7         Reserved         8         0xda         RW         Reserved	P0:0xa2	Reserved	8	0x80	RW	Reserved
P0:0xa5 Reserved 8 0x0b RW Reserved P0:0xee Reserved 8 RO Reserved P0:0xef Reserved 8 0x00 RW Reserved P0:0xe0 Reserved 8 0xab RW Reserved P0:0xe1 Reserved 8 0xab RW Reserved P0:0xe2 Reserved 8 0xb6 RW Reserved P0:0xe3 Reserved 8 0x80 RW Reserved P0:0xe4 Reserved 8 0x9d RW Reserved P0:0xe5 Reserved 8 0xec RW Reserved P0:0xe6 Reserved 8 0xf1 RW Reserved P0:0xe7 Reserved 8 0xda RW Reserved P0:0xe8 Reserved 8 0xda RW Reserved	P0:0xa3	Reserved	8	0x90	RW	Reserved
P0:0xee Reserved 8 RO Reserved P0:0xef Reserved 8 RO Reserved P0:0xe0 Reserved 8 0x00 RW Reserved P0:0xe1 Reserved 8 0xab RW Reserved P0:0xe2 Reserved 8 0xb6 RW Reserved P0:0xe3 Reserved 8 0x80 RW Reserved P0:0xe4 Reserved 8 0x9d RW Reserved P0:0xe5 Reserved 8 0xec RW Reserved P0:0xe6 Reserved 8 0xf1 RW Reserved P0:0xe7 Reserved 8 0xc7 RW Reserved P0:0xe8 Reserved 8 0xda RW Reserved	P0:0xa4	Reserved	8	0xa0	RW	Reserved
P0:0xef         Reserved         8         RO         Reserved           P0:0xe0         Reserved         8         0x00         RW         Reserved           P0:0xe1         Reserved         8         0xab         RW         Reserved           P0:0xe2         Reserved         8         0xb6         RW         Reserved           P0:0xe3         Reserved         8         0x80         RW         Reserved           P0:0xe4         Reserved         8         0x9d         RW         Reserved           P0:0xe5         Reserved         8         0xf1         RW         Reserved           P0:0xe6         Reserved         8         0xc7         RW         Reserved           P0:0xe8         Reserved         8         0xda         RW         Reserved	P0:0xa5	Reserved	8	0x0b	RW	Reserved
P0:0xe0         Reserved         8         0x00         RW         Reserved           P0:0xe1         Reserved         8         0xab         RW         Reserved           P0:0xe2         Reserved         8         0xb6         RW         Reserved           P0:0xe3         Reserved         8         0x80         RW         Reserved           P0:0xe4         Reserved         8         0x9d         RW         Reserved           P0:0xe5         Reserved         8         0xec         RW         Reserved           P0:0xe6         Reserved         8         0xf1         RW         Reserved           P0:0xe7         Reserved         8         0xda         RW         Reserved           P0:0xe8         Reserved         8         0xda         RW         Reserved	P0:0xee	Reserved	8	1	RO	Reserved
P0:0xe1         Reserved         8         0xab         RW         Reserved           P0:0xe2         Reserved         8         0xb6         RW         Reserved           P0:0xe3         Reserved         8         0x80         RW         Reserved           P0:0xe4         Reserved         8         0x9d         RW         Reserved           P0:0xe5         Reserved         8         0xec         RW         Reserved           P0:0xe6         Reserved         8         0xf1         RW         Reserved           P0:0xe7         Reserved         8         0xda         RW         Reserved           P0:0xe8         Reserved         8         0xda         RW         Reserved	P0:0xef	Reserved	8	217	RO	Reserved
P0:0xe2         Reserved         8         0xb6         RW         Reserved           P0:0xe3         Reserved         8         0x80         RW         Reserved           P0:0xe4         Reserved         8         0x9d         RW         Reserved           P0:0xe5         Reserved         8         0xec         RW         Reserved           P0:0xe6         Reserved         8         0xf1         RW         Reserved           P0:0xe7         Reserved         8         0xda         RW         Reserved           P0:0xe8         Reserved         8         0xda         RW         Reserved	P0:0xe0	Reserved	8	0x00	RW	Reserved
P0:0xe3         Reserved         8         0x80         RW         Reserved           P0:0xe4         Reserved         8         0x9d         RW         Reserved           P0:0xe5         Reserved         8         0xec         RW         Reserved           P0:0xe6         Reserved         8         0xf1         RW         Reserved           P0:0xe7         Reserved         8         0xc7         RW         Reserved           P0:0xe8         Reserved         8         0xda         RW         Reserved	P0:0xe1	Reserved	8	0xab	RW	Reserved
P0:0xe4         Reserved         8         0x9d         RW         Reserved           P0:0xe5         Reserved         8         0xec         RW         Reserved           P0:0xe6         Reserved         8         0xf1         RW         Reserved           P0:0xe7         Reserved         8         0xc7         RW         Reserved           P0:0xe8         Reserved         8         0xda         RW         Reserved	P0:0xe2	Reserved	8	0xb6	RW	Reserved
P0:0xe5         Reserved         8         0xec         RW         Reserved           P0:0xe6         Reserved         8         0xf1         RW         Reserved           P0:0xe7         Reserved         8         0xc7         RW         Reserved           P0:0xe8         Reserved         8         0xda         RW         Reserved	P0:0xe3	Reserved	8	0x80	RW	Reserved
P0:0xe6         Reserved         8         0xf1         RW         Reserved           P0:0xe7         Reserved         8         0xc7         RW         Reserved           P0:0xe8         Reserved         8         0xda         RW         Reserved	P0:0xe4	Reserved	8	0x9d	RW	Reserved
P0:0xe7 Reserved 8 0xc7 RW Reserved P0:0xe8 Reserved 8 0xda RW Reserved	P0:0xe5	Reserved	8	0xec	RW	Reserved
P0:0xe8 Reserved 8 0xda RW Reserved	P0:0xe6	Reserved	8	0xf1	RW	Reserved
	P0:0xe7	Reserved	8	0xc7	RW	Reserved
P0:0xef Reserved 8 RO Reserved	P0:0xe8	Reserved	8	0xda	RW	Reserved
	P0:0xef	Reserved	8		RO	Reserved

GC1014 DataSheet 27 / 30



#### **BLK**

Address	Name	Width	Default	R/W	Description
			Value	,	
P0:0x40	Blk_mode1	8	0xab	RW	[7:2] Reserved
					[1] dark_current_en
					[0] offset_en
P0:0x5e	offset_ratio	8	0x80	RW	offset_ratio
P0:0x66	dark_current_r	8	0x80	RW	dark_current_ratio
	atio	112			
P0:0x6a	manual_G1_od	6	0x00	RW	manual_G1_odd_offset
	d_offset				S5, low align to 11
P0:0x6b	manual_G1_ev	6	0x00	RW	manual_G1_even_offset
	en_offset				S5, low align to 11
P0:0x6c	manual_R1_od	6	0x00	RW	manual_R1_odd_offset
	d_offset				S5, low align to 11
P0:0x6d	manual_R1_ev	6	0x00	RW	manual_R1_even_offset
	en_offset				S5, low align to 11
P0:0x6e	manual_B2_od	6	0x00	RW	manual_B2_odd_offset
	d_offset				S5, low align to 11
P0:0x6f	manual_B2_ev	6	0x00	RW	manual_B2_even_offset
	en_offset				S5, low align to 11
P0:0x70	manual_G2_od	6	0x00	RW	manual_G2_odd_offset
	d_offset				S5, low align to 11
P0:0x71	manual_G2_ev	6	0x00	RW	manual_G2_even_offset
	en_offset				S5, low align to 11
P0:0x72	Reserved	8	0xf2	RW	Reserved
P0:0x73	Reserved	8	0x10	RW	Reserved
P0:0x74	Reserved	8	0x10	RW	Reserved
P0:0x75	Reserved	8	0x00	RW	Reserved
P0:0x76	Reserved	4	0x00	RW	Reserved

#### GLOBAL/PRE/POSTGAIN

Address	Name	Width	Default Value	R/W	Description
	channel_gain_ G1_odd	8	0x80	RW	G1 odd Channel gain
	channel_gain_ G1_even	8	0x80	RW	G1 even Channel gain
P0:0xaa	channel_gain_	8	0x80	RW	R1 odd Channel gain

GC1014 DataSheet 28 / 30



	R1_odd				
P0:0xab	channel_gain_	8	0x80	RW	R1 even Channel gain
	R1_even				
P0:0xac	channel_gain_	8	0x80	RW	B2 odd channel gain
	B2_odd				
P0:0xad	channel_gain_	8	0x80	RW	B2 even channel gain
	B2_even				
P0:0xae	channel_gain_	8	0x80	RW	G2 odd channel gain
	G2_odd				
P0:0xaf	channel_gain_	8	0x80	RW	G2 even channel gain
	G2_even	JK			
P0:0xb0	global_gain	8	0x40	RW	Global gain
P0:0xb1	auto_pregain_	4	0x01	RW	[7:4] NA
	[9:6]				[3:0] Auto_pregain[9:6]
P0:0xb2	auto_pregain[	8	0x00	RW	[7:2] Auto_pregain[5:0]
	5:0]				[1:0] NA
P0:0xb3	AWB_R_gain	8	0x40	RW	AWB_R_gain
P0:0xb4	AWB_G_gain	8	0x40	RW	AWB_G_gain
P0:0xb5	AWB_B_gain	8	0x40	RW	AWB_B_gain
P0:0xb6	Col_code	4	0x00	RW	[7:4] NA
					[3:0] Col_code
P0:0xb7	buf_freq_div2	1	0x00	RW	[7:1] NA
					[0] freq_div2
P0:0xb8	col_gain0[7:0]	8	0x10	RW	col_gain0[7:0]
P0:0xb9	col_gain1[7:0]	8	0x16	RW	col_gain1[7:0]
P0:0xba	col_gain2[7:0]	8	0x20	RW	col_gain2[7:0]
P0:0xbb	col_gain3[7:0]	8	0x2d	RW	col_gain3[7:0]
P0:0xbc	col_gain4[7:0]	8	0x40	RW	col_gain4[7:0]
P0:0xbd	col_gain5[7:0]	8	0x5a	RW	col_gain5[7:0]
P0:0xbe	col_gain6[7:0]	8	0x80	RW	col_gain6[7:0]
P0:0xbf	col_gain7[7:0]	8	0xb4	RW	col_gain7[7:0]

# DARK SUN CORRECTION

Address	Name	Width	Default	R/W	Description
A .			Value		
P0:0xcc	dark_sun_en	8	0x27	RW	[5] dark_sun_en
					[4:0] Reserved
P0:0xcd	Reserved	8	0x03	RW	Reserved
P0:0xce	Reserved	6	0x03	RW	Reserved
P0:0xcf	Reserved	8	0xff	RW	Reserved

GC1014 DataSheet 29 / 30



P0:0	0xd0	Reserved	8	0x00	RW	Reserved			
P0:0	0xd1	Reserved	8	0x14	RW	Reserved			
P0:0	)xd2	Reserved	8	0x00	RW	Reserved			
P0:0	)xd3	Reserved	8	0x00	RW	Reserved			
P0:0	)xdf	Reserved	8	0xf1	RW	Reserved			
GALAXYCORE COMF IVE									

GALAXYCORE CONFIDENTIAL

GC1014 DataSheet 30 / 30