

CMPE 315: Principles of VLSI Design

Lab Cover Page

Lab # : 5

Lab Title : Import VHDL, layout and LVS

Name : Nem Negash

Section : 1

Date Submitted : 10/25/2021

TA / Grader Use Only:

Late Submission Deduction (20% per day late):

Other Deductions:

Final Lab Grade:

Comments to student:

Table of Contents

Schematics, Layouts, and LVS outputs.....	3
Inverter gate.....	3
And2 gate.....	5
Or3 gate.....	7
Xor2 gate.....	9
Mux_2_1 gate.....	11
Mux_4_1 gate.....	13
Mux_4_bit gate.....	15
Adder1 gate.....	18
Adder4 gate.....	20
Alu_4 gate.....	22

Schematics, Layouts, and LVS outputs

1. Inverter gate




Figure 1: Inverter gate schematic




Figure 2: Inverter gate layout

The net-lists match.

	layout	schematic
	instances	
un-matched	0	0
rewired	0	0
size errors	0	0
pruned	0	0
active	2	2
total	2	2
	nets	
un-matched	0	0
merged	0	0
pruned	0	0
active	4	4
total	4	4
	terminals	
un-matched	0	0
matched but different type	0	0
total	4	4

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/schematic

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/layout

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

<

Figure 3: Inverter gate LVS output

2. And2 gate




Figure 4: And2 gate schematic




Figure 5: And2 gate layout

The net-lists match.

	layout	schematic
	instances	
un-matched	0	0
rewired	0	0
size errors	0	0
pruned	0	0
active	6	6
total	6	6
	nets	
un-matched	0	0
merged	0	0
pruned	0	0
active	7	7
total	7	7
	terminals	
un-matched	0	0
matched but different type	0	0
total	5	5

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/schematic

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/layout

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Figure 6: And2 gate LVS output

3. Or3 gate




Figure 7: Or3 gate schematic




Figure 8: Or3 gate layout

The net-lists match.

	layout	schematic
	instances	
un-matched	0	0
rewired	0	0
size errors	0	0
pruned	0	0
active	12	12
total	12	12
	nets	
un-matched	0	0
merged	0	0
pruned	0	0
active	11	11
total	11	11
	terminals	
un-matched	0	0
matched but different type	0	0
total	6	6

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/schematic

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/layout

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Figure 9: Or3 gate LVS output

4. Xor2 gate




Figure 10: Xor2 gate schematic




Figure 11: Xor2 gate layout

The net-lists match.

	layout	schematic
	instances	
un-matched	0	0
rewired	0	0
size errors	0	0
pruned	0	0
active	16	16
total	16	16
	nets	
un-matched	0	0
merged	0	0
pruned	0	0
active	12	12
total	12	12
	terminals	
un-matched	0	0
matched but different type	0	0
total	5	5

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/schematic

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/layout

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Figure 12: Xor2 gate LVS output

5. Mux_2_1 gate




Figure 13: Mux_2_1 gate schematic




Figure 14: Mux_2_1 gate layout

The net-lists match.

	layout	schematic
	instances	
un-matched	0	0
rewired	0	0
size errors	0	0
pruned	0	0
active	26	26
total	26	26
	nets	
un-matched	0	0
merged	0	0
pruned	0	0
active	18	18
total	18	18
	terminals	
un-matched	0	0
matched but different type	0	0
total	6	6

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/schematic

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/layout

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Figure 15: Mux_2_1 gate LVS output

6. Mux_4_1 gate




Figure 16: Mux_4_1 gate schematic




Figure 17: Mux_4_1 gate layout

The net-lists match.

	layout	schematic
	instances	
un-matched	0	0
rewired	0	0
size errors	0	0
pruned	0	0
active	78	78
total	78	78
	nets	
un-matched	0	0
merged	0	0
pruned	0	0
active	47	47
total	47	47
	terminals	
un-matched	0	0
matched but different type	0	0
total	9	9

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/schematic

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/layout

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Figure 18: Mux_4_1 gate LVS output

7. Mux_4_bit gate




Figure 19: Mux_4_bit gate schematic




Figure 20: Mux_4_bit gate layout

The net-lists match.

	layout	schematic
	instances	
un-matched	0	0
rewired	0	0
size errors	0	0
pruned	0	0
active	312	312
total	312	312
	nets	
un-matched	0	0
merged	0	0
pruned	0	0
active	176	176
total	176	176
	terminals	
un-matched	0	0
matched but different type	0	0
total	24	24

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/schematic

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/layout

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Figure 21: Mux_4_bit gate LVS output

8. Adder1




Figure 22: Adder1 gate schematic




Figure 23: Adder1 gate layout

The net-lists match.

	layout	schematic
	instances	
un-matched	0	0
rewired	0	0
size errors	0	0
pruned	0	0
active	62	62
total	62	62
	nets	
un-matched	0	0
merged	0	0
pruned	0	0
active	36	36
total	36	36
	terminals	
un-matched	0	0
matched but		
different type	0	0
total	7	7

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/schematic

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/layout

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Figure 24: Adder1 gate LVS schematic

9. Adder4




Figure 25: Adder4 gate schematic




Figure 26: Adder gate layout

The net-lists match.

	layout	schematic
	instances	
un-matched	0	0
rewired	0	0
size errors	0	0
pruned	0	0
active	248	248
total	248	248
	nets	
un-matched	0	0
merged	0	0
pruned	0	0
active	135	135
total	135	135
	terminals	
un-matched	0	0
matched but different type	0	0
total	16	16

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/schematic

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/layout

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Figure 27: Adder4 gate LVS output

10. Alu_4




Figure 28: Alu_4 gate schematic




Figure 29: Alu_4 gate layout

The net-lists match.

	layout	schematic
	instances	
un-matched	0	0
rewired	0	0
size errors	0	0
pruned	0	0
active	568	568
total	568	568
	nets	
un-matched	0	0
merged	0	0
pruned	0	0
active	297	297
total	297	297
	terminals	
un-matched	0	0
matched but different type	0	0
total	18	18

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/schematic

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Probe files from /afs/umbc.edu/users/x/k/xk28378/home/315/LVS/layout

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Figure 30: Alu_4 gate LVS output