## ALU alu 4.vhdl

```
1: library STD:
    2: library IEEE;
    3: use IEEE.std logic 1164.all;
   5: entity alu_4 is port(
    6: A: in std_logic_vector(3 downto 0);
        B: in std_logic_vector(3 downto 0);
   7:
   8: Cin: in std_logic;
   9:
        S0: in std_logic;
   10: S1: in std_logic;
   11: G: out std_logic_vector(3 downto 0);
   12: Cout: out std logic
   13: );
  14: end alu 4;
  15:
   16: architecture structural of alu_4 is
   17: component all_0 port (
   18:
         all_0: out std_logic_vector(3 downto 0));
   19:
        end component;
   20:
        component all_1 port (
   21:
         all_1: out std_logic_vector(3 downto 0));
   22:
        end component;
   23:
        component inverter port(
   24:
          input: in std_logic;
          output: out std_logic);
   25:
        end component;
   26:
        component adder4 port (
   27:
   28:
          input1: in std_logic_vector(3 downto 0);
   29:
          input2: in std_logic_vector(3 downto 0);
   30:
          carryin: in std logic;
   31:
          sum: out std_logic_vector(3 downto 0);
   32:
          carryout: out std_logic);
   33:
         end component;
   34:
        component mux_4_bit
   35:
          port (
   36:
            A: in std_logic_vector(3 downto 0);
   37:
             B: in std_logic_vector(3 downto 0);
   38:
            C: in std logic vector(3 downto 0);
   39:
            D: in std logic vector(3 downto 0);
   40:
            SELO: in std_logic;
   41:
            SEL1: in std logic;
   42:
            OUT1: out std logic vector(3 downto 0));
   43:
        end component;
   44: for mux: mux_4_bit use entity work.mux_4_bit(structural);
        for adder: adder4 use entity work.adder4(structural);
        for inverter0, inverter1, inverter2, inverter3: inverter use entity work.inv
erter(structural);
   47:
   48:
        signal mux_out: std_logic_vector(3 downto 0);
        signal not_B: std_logic_vector(3 downto 0);
   49:
        signal all 0 signal: std logic vector(3 downto 0):="0000";
   50:
   51:
        signal all_1_signal: std_logic_vector(3 downto 0):= "1111";
   52: begin
   53: inverter0: inverter port map(B(0), not_B(0));
   54: inverter1: inverter port map(B(1), not_B(1));
   55: inverter2: inverter port map(B(2), not_B(2));
   56: inverter3: inverter port map(B(3), not_B(3));
        mux: mux_4_bit port map(all_0_signal,B,not_B,all_1_signal,S0,S1,mux_out);
   58: adder: adder4 port map(A, mux_out,Cin, G, Cout);
   59: end structural;
   60:
   61:
```

62: 63: