1-Bit 4 to 1 Mux mux_4_1.vhdl

```
09/18/21
22:39:50
```

```
1: library STD;
 2: library IEEE;
 3: use IEEE.std_logic_1164.all;
 5: entity mux_4_1 is port(
       a: in std_logic;
       b: in std_logic;
 7:
 8:
    c: in std_logic;
 9:
     d: in std_logic;
    sel0: in std_logic;
10:
    sel1: in std_logic;
11:
12:
     out1: out std_logic);
13: end mux_4_1;
14: architecture structural of mux_4_1 is
15: component mux_2_1
      port (
17:
       in1: in std_logic;
18:
       in2: in std_logic;
19:
       sel: in std_logic;
20:
        out1: out std_logic);
21: end component;
22: signal mid1, mid2: std_logic;
23: begin
24: Unit1: mux_2_1 port map(a,b,sel0,mid1);
25: Unit2: mux_2_1 port map(c,d,sel0,mid2);
26: Unit3: mux_2_1 port map(mid1, mid2, sel1, out1);
27: end structural;
```