

Figure or table with connection of push buttons on Nexys A7 board

Using:
SW0-SW4
7-seg Display
LED[0]-LED[7]
Buttons: BTNL, BTNR, BTNU, BTND, BTNC

Table with calculated values

Time interval	Number of clk periods	Number of clk periods in hex	Number of clk periods in binary
2ms	200 000	x"3_0D40"	b"0011_0000_1101_0100_0000"
4ms	400 000	x"6_1A80"	b"0110_0001_1010_1000_0000"
10ms	1 000 000	x"F_4240"	b"1111_0100_0010_0100_0000"
250ms	25 000 000	x"17D_7840"	b"0001_0111_1101_0111_1000_0100_0000"
500ms	50 000 000	x"2FA_F080"	b"0010_1111_1010_1111_0000_1000_0000"
1sec	100 000 000	x"5F5_E100"	b"0101_1111_0101_1110_0001_0000_0000"

Part 2: Bidirectional counter. Submit:

Listing of VHDL code of the process p_cnt_up_down with syntax highlighting.


Listing of VHDL reset and stimulus processes from testbench file tb_cnt_up_down.vhd with syntax highlighting and asserts,

```
p_reset_gen : process
   begin
       s_reset <= '0';
       wait for 12 ns;
       -- Reset activated
       s_reset <= '1';</pre>
       wait for 73 ns;
       s_reset <= '0';</pre>
       wait:
   end process p_reset_gen;
    ______
   -- Data generation process
   p_stimulus : process
   begin
       report "Stimulus process started" severity note;
       -- Enable counting
       s_en <= '1';
       -- Change counter direction
       s_cnt_up <= '1';
       wait for 380 ns;
       s_cnt_up <= '0';
```

```
wait for 220 ns;

-- Disable counting
s_en <= '0';

report "Stimulus process finished" severity note;
wait;
end process p_stimulus;</pre>
```



3. Top level. Submit:

Listing of VHDL code from source file top.vhd with all instantiations for the 4-bit bidirectional counter.

```
entity top is
   Port (
            CLK100MHZ :
                          in STD LOGIC;
                           in STD LOGIC;
            BTNC:
            BTNL :
                           in STD LOGIC;
            BTNR :
                           in STD LOGIC;
            SW:
                           in STD LOGIC VECTOR (2 - 1 downto 0);
            LED :
                           out STD LOGIC VECTOR (16 - 1 downto 0);
            CA:
                           out STD LOGIC;
            CB:
                           out STD LOGIC;
            CC:
                           out STD LOGIC;
            CD :
                           out STD LOGIC;
            CE:
                           out STD_LOGIC;
            CF:
                           out STD LOGIC;
                           out STD_LOGIC;
            CG:
            AN:
                           out STD_LOGIC_VECTOR (8 - 1 downto 0)
         );
end top;
architecture Behavioral of top is
    -- Internal clock enable
   signal s_en : std_logic;
    -- Internal counter
   signal s_cnt : std_logic_vector(4 - 1 downto 0);
    -- Internal clock enable
   signal s_en16 : std_logic;
    -- Internal counter
   signal s_cnt16 : std_logic_vector(16 - 1 downto 0);
begin
    -- Instance (copy) of clock_enable entity
   clk_en0 : entity work.clock_enable
       generic map(
           g MAX => 100000000
       port map(
            clk
                   => CLK100MHZ,
            reset => BTNC,
            ce_o => s_en
```

```
);
    -- Instance (copy) of cnt_up_down entity
    Counter_4BIT : entity work.cnt_up_down
        generic map(
            g_CNT_WIDTH => 4
        port map(
            clk
                     => CLK100MHZ,
            reset => BTNL,
            en_i => s_en,
            cnt up i \Rightarrow SW(0),
            cnt_o => s_cnt
        );
    -- Instance (copy) of hex_7seg entity
    hex7seg : entity work.hex_7seg
        port map(
            hex_i => s_cnt,
            seg_o(6) \Rightarrow CA
            seg_o(5) \Rightarrow CB
            seg_o(4) \Rightarrow CC,
            seg_o(3) \Rightarrow CD,
            seg_o(2) \Rightarrow CE
            seg_o(1) \Rightarrow CF
            seg_o(0) \Rightarrow CG
        );
    -- Connect one common anode to 3.3V
    AN <= b"1111_1110";
end architecture Behavioral;
```

Image of the top layer including both counters

