

2. Two-bit wide 4-to-1 multiplexer. Submit:

code design

```
---
-- Example of 2-bit binary comparator using the when/else assignment.
-- EDA Playground
--
-- Copyright (c) 2020-2021 Tomas Fryza
-- Dept. of Radio Electronics, Brno University of Technology, Czechia
-- This work is licensed under the terms of the MIT license.
--
library ieee;
use ieee.std_logic_1164.all;
```

```
-- Entity declaration for 2-bit binary comparator
  .....
entity mux_2bit_4to1 is
   port(
                  : in std_logic_vector(2 - 1 downto 0);
       a_i
                  : in std_logic_vector(2 - 1 downto 0);
       b_i
                  : in std_logic_vector(2 - 1 downto 0);
       c_i
                  : in std_logic_vector(2 - 1 downto 0);
       d_i
       sel i
                 : in std_logic_vector(2 - 1 downto 0);
                 : out std_logic_vector(2 - 1 downto 0)
       f_o
   );
end entity mux_2bit_4to1;
_____
-- Architecture body for 2-bit binary comparator
architecture Behavioral of mux_2bit_4to1 is
begin
   f_o \leftarrow a_i \text{ when } (sel_i = "00") \text{ else}
          b i when (sel i = "01") else
          c_i = 10 when (sel_i = 10) else
          di;
end architecture Behavioral;
```

testbench


```
-- Testbench for 2-bit binary comparator.
-- EDA Playground
-- Copyright (c) 2020-2021 Tomas Fryza
-- Dept. of Radio Electronics, Brno University of Technology, Czechia
-- This work is licensed under the terms of the MIT license.
--
library ieee;
use ieee.std_logic_1164.all;
-- Entity declaration for testbench
entity tb_mux_2bit_4to1 is
-- Entity of testbench is always empty
end entity tb_mux_2bit_4to1;
```

```
architecture testbench of tb_mux_2bit_4to1 is
    -- Local signals
                        : std_logic_vector(2 - 1 downto 0);
    signal s_a
    signal s_b
    signal s_c
    signal s_d
                         : std_logic_vector(2 - 1 downto 0);
    signal s_sel : std_logic_vector(2 - 1 downto 0);
                         : std_logic_vector(2 - 1 downto 0);
    signal s_f
begin
    -- Connecting testbench signals with comparator_4bit entity (Unit Under Test)
    uut_mux_2bit_4to1 : entity work.mux_2bit_4to1
        port map(
                        => s_a,
=> s_b,
            a_i
            b_i
            c_i
d_i
                         => S_C,
                         => s_d,
            sel_i
f o
                     => s_sel,
=> s_f
            f_o
        );
    ------
    -- Data generation process
    ______
    p stimulus : process
    begin
        -- Report a note at the begining of stimulus process
        report "Stimulus process started" severity note;
        -- First test values
        s_d <= "00";s_c <= "00";s_b <= "00"; s_a <= "00";
        s_sel <= "00"; wait for 10 ns;</pre>
        s_d <= "10";s_c <= "01";s_b <= "01"; s_a <= "00";
        s_sel <= "00"; wait for 10 ns;</pre>
        s_d \leftarrow "10"; s_c \leftarrow "01"; s_b \leftarrow "01"; s_a \leftarrow "11";
        s_sel <= "00"; wait for 10 ns;</pre>
        s_d <= "10";s_c <= "01";s_b <= "01"; s_a <= "00";
        s_sel <= "01" ; wait for 10 ns;</pre>
        s_d <= "10";s_c <= "01";s_b <= "11"; s_a <= "00";
        s_sel <= "01"; wait for 10 ns;</pre>
        --s_d <= "10";s_c <= "01";s_b <= "11"; s_a <= "00";
        s_sel <= "10"; wait for 10 ns;</pre>
        --s_d <= "10";s_c <= "01";s_b <= "11"; s_a <= "00";
        s_sel <= "11"; wait for 10 ns;
        -- Report a note at the end of stimulus process
        report "Stimulus process finished" severity note;
```

-- Architecture body for testbench


```
wait;
end process p_stimulus;
end architecture testbench;
```

simulated time waveforms




3. A Vivado tutorial. Submit:


firstly open vivado and click on File -> Project -> New...




click next




give name to your project and select location path




select rtl




create source file




next



select your board



finish



xdc file

```
set_property -dict { PACKAGE_PIN J15
                                       IOSTANDARD LVCMOS33 } [get_ports { a_i[0] }]; #IO_L2
set_property -dict { PACKAGE_PIN L16
                                       IOSTANDARD LVCMOS33 } [get_ports { a_i[1] }]; #IO_L3
set_property -dict { PACKAGE_PIN M13
                                       IOSTANDARD LVCMOS33 } [get_ports { b_i[0] }]; #IO_L6
set_property -dict { PACKAGE_PIN R15
                                       IOSTANDARD LVCMOS33 } [get ports { b i[1] }]; #IO L1
set property -dict { PACKAGE PIN R17
                                       IOSTANDARD LVCMOS33 } [get_ports { c_i[0] }]; #IO_L1
set_property -dict { PACKAGE_PIN T18
                                       IOSTANDARD LVCMOS33 } [get_ports { c_i[1] }]; #IO_L7
set property -dict { PACKAGE PIN U18
                                       IOSTANDARD LVCMOS33 } [get_ports { d_i[0] }]; #IO_L1
set_property -dict { PACKAGE_PIN R13
                                       IOSTANDARD LVCMOS33 } [get_ports { d_i[1] }]; #IO_L5
set_property -dict { PACKAGE_PIN U11
                                       IOSTANDARD LVCMOS33 } [get_ports { sel_i[14] }]; #IO
set_property -dict { PACKAGE_PIN V10
                                       IOSTANDARD LVCMOS33 } [get_ports { sel_i[15] }]; #IO
## LEDs
set_property -dict { PACKAGE_PIN H17
                                       IOSTANDARD LVCMOS33 } [get_ports { f_o[0] }]; #IO_L1
set property -dict { PACKAGE PIN K15
                                       IOSTANDARD LVCMOS33 } [get_ports { f_o[1] }]; #IO_L2
```