



RGB LED	Artix-7 pin names	Red	Yellow	Green
LD16	N15, M16, R12	1,0,0	1,1,0	0,1,0
LD17	N16, R11, G14	1,0,0	1,1,0	0,1,0



Part 2: Traffic light controller




Listing of VHDL code of sequential process p_traffic_fsm

```
p traffic fsm : process(clk)
     begin
         if rising edge(clk) then
                                     -- Synchronous reset
            if (reset = '1') then
                 s_state <= STOP1; -- Set initial state
s_cnt <= c_ZER0; -- Clear all bits</pre>
            elsif (s_en = '1') then
                 -- Every 250 ms, CASE checks the value of the s state
                 -- variable and changes to the next state according
                 -- to the delay value.
                 case s_state is
                     -- If the current state is STOP1, then wait 1 sec
                     -- and move to the next GO_WAIT state.
                     when STOP1 =>
                         -- Count up to c_DELAY_1SEC
                         if (s_cnt < c_DELAY_1SEC) then</pre>
                              s cnt <= s cnt + 1;
                         else
                              -- Move to the next state
                             s_state <= WEST_GO;</pre>
                             -- Reset local counter value
                             s_cnt <= c_ZERO;
                         end if;
                     when WEST_GO =>
                         if (s_cnt < c_DELAY_4SEC) then</pre>
                              s_cnt <= s_cnt + 1;
                         else
                             s_state <= WEST_WAIT;</pre>
                             s_cnt <= c_ZERO;
                         end if;
                     when WEST_WAIT =>
                         if (s_cnt < c_DELAY_2SEC) then</pre>
```

```
s_cnt <= s_cnt + 1;
                      else
                          s state <= STOP2;
                          s_cnt <= c_ZERO;</pre>
                     end if;
                  when STOP2 =>
                     if (s_cnt < c_DELAY_1SEC) then</pre>
                          s cnt <= s cnt + 1;
                     else
                          s_state <= SOUTH_GO;</pre>
                          s_cnt <= c_ZERO;</pre>
                     end if;
                  when SOUTH_GO =>
                     if (s_cnt < c_DELAY_1SEC) then</pre>
                          s_cnt <= s_cnt + 1;
                      else
                          s_state <= SOUTH_WAIT;</pre>
                          s_cnt <= c_ZERO;</pre>
                     end if;
                  when SOUTH_WAIT =>
                     if (s_cnt < c_DELAY_1SEC) then</pre>
                          s_cnt <= s_cnt + 1;
                     else
                          s_state <= STOP1;</pre>
                          s_cnt <= c_ZERO;</pre>
                     end if;
                 when others =>
                     s_state <= STOP1;</pre>
             end case;
        end if; -- Synchronous reset
    end if; -- Rising edge
end process p_traffic_fsm;
```

Listing of VHDL code of combinatorial process p_output_fsm

```
p_output_fsm : process(s_state)
    begin
         case s_state is
             when STOP1 =>
                  south_o <= c_RED;</pre>
                  west_o <= c_RED;</pre>
             when WEST GO =>
                  south o <= c RED;
                  west o <= c GREEN;
             when WEST_WAIT =>
                  south_o <= c_RED;</pre>
                  west_o <= c_YELLOW;</pre>
             when STOP2 =>
                  south_o <= c_RED;</pre>
                  west_o <= c_RED;</pre>
             when SOUTH_GO =>
                  south_o <= c_YELLOW;</pre>
                  west_o <= c_RED;</pre>
             when SOUTH_WAIT =>
                  south_o <= c_YELLOW;</pre>
                  west_o <= c_RED;</pre>
             when others =>
                  south_o <= c_RED;</pre>
                  west_o <= c_RED;</pre>
         end case;
    end process p_output_fsm;
```



Part 3: Smart controller