

```
{name: 'E: disp_seg_o(2)', wave: 'xx1..01..0xx', },
    {name: 'F: disp seg o(1)', wave: 'xx1.01..01xx', },
    {name: 'G: disp_seg_o(0)', wave: 'xx010..10.xx', },
  {name: 'Decimal point: DP', wave: 'xx01..01..01'},
  head: {
    text: '4ms
                 4ms
                                                      4ms',
                       4ms
                                                4ms
                             4ms
                                    4ms
                                          4ms
 },
                                  4ms 4ms 4ms 4ms 4ms 4ms 4ms
         disp_dig_o(3)
Digit position
         disp_dig_o(2)
         disp_dig_o(1)
         disp_dig_o(0)
 4-digit value to display
      A: disp_seg_o(6)
Seven-segment data
      B: disp_seg_o(5)
      C: disp_seg_o(4)
      D: disp_seg_o(3)
      E: disp_seg_o(2)
      F: disp_seg_o(1)
```

2) Display driver. Submit:

G: disp_seg_o(0)

Decimal point: DP


Listing of VHDL code of the process p_mux with syntax highlighting.

```
p mux : process(s cnt, data0 i, data1 i, data2 i, data3 i, dp i)
begin
    case s_cnt is
        when "11" =>
            s hex <= data3 i;</pre>
            dp o \leftarrow dp i(3);
            dig o <= "0111";
        when "10" =>
            s hex <= data2 i;</pre>
            dig o <= "1011";
        when "01" =>
            s_hex <= data1_i;</pre>
            dp_o \leftarrow dp_i(1);
            dig_o <= "1101";
        when others =>
            s hex <= data0 i;
            dp_o \leftarrow dp_i(0);
            dig o <= "1110";
     end case;
end process p_mux;
```

Listing of VHDL testbench file tb_driver_7seg_4digits with syntax highlighting and asserts,

```
end entity tb driver 7seg 4digits;
-- Architecture body for testbench
architecture testbench of tb driver 7seg 4digits is
    -- Local constants
    constant c CLK 100MHZ PERIOD : time := 10 ns;
   --Local signals
   signal s clk 100MHz : std logic;
    --- WRITE YOUR CODE HERE
   signal s reset : std logic;
    signal s_data0_i : std_logic_vector(4 - 1 downto 0);
    signal s_data1_i : std_logic_vector(4 - 1 downto 0);
    signal s_data2_i : std_logic_vector(4 - 1 downto 0);
   signal s_data3_i : std_logic_vector(4 - 1 downto 0);
   signal s_dp_i : std_logic_vector(4 - 1 downto 0);
   signal s_dp_o
                   : std_logic;
   signal s_seg_o : std_logic_vector(7 - 1 downto 0);
   signal s_dig_o : std_logic_vector(4 - 1 downto 0);
begin
    -- Connecting testbench signals with driver_7seg_4digits entity
    -- (Unit Under Test)
    --- WRITE YOUR CODE HERE
   uut_driver_7seg : entity work.driver_7seg_4digits
   port map(
                 => s_clk_100MHz,
           clk
           reset => s reset,
           data0_i => s_data0_i,
           data1_i => s_data1_i,
           data2_i => s_data2_i,
           data3_i => s_data3_i,
           dp_i => s_dp_i,
```

```
dp_o => s_dp_o,
        seg o \Rightarrow s seg o,
        dig o => s dig o
        );
p_clk_gen : process
begin
    while now < 750 ns loop
                               -- 75 periods of 100MHz clock
        s clk 100MHz <= '0';
        wait for c CLK 100MHZ PERIOD / 2;
        s_clk_100MHz <= '1';
        wait for c CLK 100MHZ PERIOD / 2;
    end loop;
    wait;
end process p_clk_gen;
-- Reset generation process
--- WRITE YOUR CODE HERE
p_reset_gen : process
begin
    s_reset <= '0';</pre>
    wait for 10 ns;
    -- Reset activated
    s_reset <= '1';</pre>
    wait for 53 ns;
    -- Reset deactivated
    s_reset <= '0';</pre>
    wait;
end process p_reset_gen;
-- Data generation process
p_stimulus : process
begin
    report "Stimulus process started" severity note;
```



##Listing of VHDL architecture of the top layer.

```
port map(
         clk
                       => CLK100MHZ,
                      => BTNC,
         reset
         data0_i(3) \Rightarrow SW(3),
         data0_i(2) \Rightarrow SW(2),
         data0 i(1) \Rightarrow SW(1),
         data0_i(0) \Rightarrow SW(0),
         data1_i(3) \Rightarrow SW(7),
         data1 i(2) \Rightarrow SW(6),
         data1_i(1) \Rightarrow SW(5),
         data1_i(0) \Rightarrow SW(4),
         data2_i(3) \Rightarrow SW(11),
         data2_i(2) => SW(10),
         data2_i(1) \Rightarrow SW(9),
         data2_i(0) \Rightarrow SW(8),
         data3_i(3) \Rightarrow SW(15),
         data3_i(2) \Rightarrow SW(14),
         data3_i(1) \Rightarrow SW(13),
         data3_i(0) \Rightarrow SW(12),
                        AN(4-1 \text{ downto } 0),
         dig_o =>
         seg_o(0)
                        => CA,
         seg_o(1)
                       => CB,
         seg_o(2)
                       => CC,
         seg_o(3)
                       => CD,
         seg_o(4)
                       => CE,
         seg_o(5)
                       => CF,
         seg_o(6)
                       => CG,
         dp_i => "0111",
         dp_o \Rightarrow DP
         --- WRITE YOUR CODE HERE
    );
-- Disconnect the top four digits of the 7-segment display
AN(7 downto 4) <= b"1111";
```

Eight-digit driver. Submit:

Image of the driver schematic. The image can be drawn on a computer or by hand.

