

AN4228 Application note

Migrating from STM32F1 to STM32F3 microcontrollers

Introduction

For designers of STM32 microcontroller applications, it is important to be able to easily replace one microcontroller type by another one in the same product family. Migrating an application to a different microcontroller is often needed, when product requirements grow, putting extra demands on memory size, or increasing the number of I/Os. On the other hand, cost reduction objectives may induce to switch to smaller components and shrink the PCB area.

This application note is written to help users, by presenting the steps required to migrate from an existing STM32F1xx family device to an STM32F3xx family device. It gathers the most important information and lists the vital aspects that users must address.

When migrating an application from STM32F1 series to STM32F3 series, users have to analyze the hardware migration, the peripheral migration and the firmware migration.

To benefit fully from the information in this application note, users should be familiar with the STM32 microcontrollers. Users can refer to the following documents that are available from www.st.com.

- STM32F1 series reference manuals (RM0008 and RM0041), the STM32F1 datasheets, and the STM32F1 Flash programming manuals (PM0075, PM0063 and PM0068).
- STM32F3 series reference manuals and the STM32F3 datasheets.

For an overview of the whole STM32 series and a comparison of the different features of each STM32 product series, please refer to the application note AN3364 *Migration and compatibility guidelines for STM32 microcontroller applications*.

Table 1 lists the microcontrollers concerned by this application note.

Table 1. Applicable products

| Туре | Applicable products | | |
|------------------|------------------------------------|--|--|
| Microcontrollers | STM32F1 series, STM32F3 series. | | |

March 2015 DocID024110 Rev 5 1/90

Contents AN4228

Contents

| 1 | Hard | dware migration | | | | |
|---|-------|--|--|--|--|--|
| 2 | Boot | mode compatibility9 | | | | |
| 3 | Perip | neral migration | | | | |
| | 3.1 | STM32 product cross-compatibility | | | | |
| | 3.2 | System architecture | | | | |
| | 3.3 | Memory mapping | | | | |
| | 3.4 | Reset and clock controller (RCC) interface | | | | |
| | | 3.4.1 System clock configuration | | | | |
| | | 3.4.2 Peripheral access configuration | | | | |
| | | 3.4.3 Peripheral clock configuration | | | | |
| | 3.5 | DMA interface | | | | |
| | 3.6 | Interrupt vectors | | | | |
| | 3.7 | GPIO interface | | | | |
| | | 3.7.1 Alternate function mode | | | | |
| | 3.8 | EXTI source selection | | | | |
| | 3.9 | FLASH interface | | | | |
| | 3.10 | SAR ADC interface | | | | |
| | 3.11 | PWR interface | | | | |
| | 3.12 | Real-time clock (RTC) interface | | | | |
| | 3.13 | SPI interface | | | | |
| | 3.14 | I2C interface | | | | |
| | 3.15 | USART interface | | | | |
| | 3.16 | CEC interface | | | | |
| 4 | Firm | vare migration using the library | | | | |
| | 4.1 | Migration steps | | | | |
| | 4.2 | RCC driver 36 | | | | |
| | | 4.2.1 System clock configuration | | | | |
| | | 4.2.2 Peripheral access configuration | | | | |
| | | 4.2.3 Peripheral clock configuration | | | | |



| 5 | Revis | ion his | tory | 88 |
|---|-------|----------|-------------------------|------|
| | 4.19 | DBGM | CU driver | 87 |
| | 4.18 | TIM dri | ver | 80 |
| | 4.17 | FMC dr | river | 77 |
| | 4.16 | IWDG (| driver | 76 |
| | 4.15 | USART | 「driver | 71 |
| | 4.14 | SPI driv | ver | 69 |
| | 4.13 | I2C driv | ver | 64 |
| | 4.12 | CEC ap | oplication code | 62 |
| | 4.11 | Backup | o data registers | 61 |
| | 4.10 | PWR d | river | 60 |
| | 4.9 | DAC dr | river | 59 |
| | 4.8 | ADC co | onfiguration | 46 |
| | 4.7 | NVIC ir | nterrupt configuration | 45 |
| | 4.6 | EXTI Li | ine0 | 44 |
| | | 4.5.4 | Alternate function mode | . 42 |
| | | 4.5.3 | Analog mode | . 42 |
| | | 4.5.2 | Input mode | |
| | | 4.5.1 | Output mode | |
| | 4.5 | GPIO d | configuration update | 41 |
| | 4.4 | CRC dr | river | 40 |
| | 4.3 | FLASH | I driver | 38 |

List of tables AN4228

List of tables

| Table 1. | Applicable products | . 1 |
|-----------|---|-----|
| Table 2. | STM32F103 and STM32F3xx line available packages | . 6 |
| Table 3. | Main pinout differences between STM32F10x and STM32F30x lines | . 6 |
| Table 4. | LQFP144 pinout in STM32F103xx and STM32F30xxD/E | . 7 |
| Table 5. | Main pinout differences between STM32F373xx and STM32F103xx | . 7 |
| Table 6. | Boot modes | . 9 |
| Table 7. | STM32 peripheral compatibility analysis STM32F1 versus STM32F3 series | 11 |
| Table 8. | IP bus mapping differences between STM32F3 and STM32F1 series | 15 |
| Table 9. | RCC differences between STM32F1 and STM32F3 series | |
| Table 10. | Example of migrating system clock configuration code from STM32F100 to STM32F3xx. | 20 |
| Table 11. | RCC registers used for peripheral access configuration | |
| Table 12. | DMA request differences between STM32F3xx and STM32F1xx | 23 |
| Table 13. | Interrupt vector differences between STM32F3 and STM32F1 series | 25 |
| Table 14. | GPIO differences between STM32F1 and STM32F3 series | 27 |
| Table 15. | FLASH differences between STM32F1 and STM32F3 series | 28 |
| Table 16. | ADC differences between STM32F1 series and STM32F30x lines | 29 |
| Table 17. | ADC channels mapping differences | |
| Table 18. | PWR differences between STM32F1 and STM32F3 series | 31 |
| Table 19. | STM32F10x and STM32F3xx clock source API correspondence | |
| Table 20. | STM32F10x and STM32F3xx FLASH driver API correspondence | |
| Table 21. | STM32F10x and STM32F3xx CRC driver API correspondence | 40 |
| Table 22. | STM32F10x and STM32F3xx MISC driver API correspondence | |
| Table 23. | STM32F10x and STM32F3xx ADC driver API correspondence | |
| Table 24. | STM32F10x and STM32F3xx DAC driver API correspondence | |
| Table 25. | STM32F10x and STM32F3xx PWR driver API correspondence | |
| Table 26. | STM32F10x and STM32F37x CEC driver API correspondence | |
| Table 27. | STM32F10x and STM32F3xx I2C driver API correspondence | |
| Table 28. | STM32F10x and STM32F3xx SPI driver API correspondence | |
| Table 29. | STM32F10x and STM32F3xx USART driver API correspondence | |
| Table 30. | STM32F10x and STM32F3xx IWDG driver API correspondence | |
| Table 31. | STM32F10x and STM32F303xD/E FMC driver API correspondence | |
| Table 32. | STM32F10x and STM32F3xx TIM driver API correspondence | |
| Table 33. | STM32F10x and STM32F3xx DBGMCU driver API correspondence | |
| Table 34. | Document revision history | 88 |



AN4228 List of figures

List of figures

| Figure 1. | System architecture for STM32F30x and STM32F3x8 lines | 14 |
|-----------|---|----|
| Figure 2. | System architecture for STM32F37x lines | 14 |



Hardware migration AN4228

1 Hardware migration

The STM32F30x and STM32F1xx lines are pin-to-pin compatible. All peripherals share the same pins in the two lines, but there are some minor differences between packages. The transition from the STM32F1 series to the STM32F3 series is simple as only a few pins are impacted (as detailed in *Table 3* and *Table 5*).

Table 2. STM32F103 and STM32F3xx line available packages (1)

| Package | STM32F103xx | STM32F30xxB/C | STM32F30xxD/E | STM32F37xx | STM32F302/ F301x6/8 | STM32F303 x6/8 |
|----------|-------------|---------------|---------------|------------|------------------------|-------------------|
| LQFP32 | - | - | - | - | - | Х |
| LQFP48 | - | Х | - | Х | Х | Х |
| LQFP64 | Х | Х | Х | Х | Х | Х |
| LQFP100 | Х | Х | Х | Х | - | - |
| LQFP144 | Х | - | Х | - | - | |
| UFQFN32 | - | - | - | - | Х | - |
| UFBGA100 | - | - | - | Х | - | - |
| WLCSP49 | - | - | - | - | Х | - |

^{1.} X = available.

Table 3. Main pinout differences between STM32F10x and STM32F30x lines

| LQFP48 | LQFP64 | LQFP100 | STM32F10xxx | STM32F302xB/C STM32F303xB/C | | STM32F302x6/8 STM32F301x6/8 STM32F303x6/8 | Comments |
|--------|--------|---------|-------------------|-------------------------------------|-------------------------------------|---|--------------------|
| - | - | 10 | V_{SS} | PF9 | PF9 | - | One additional I/O |
| - | - | 11 | V_{DD} | PF10 | PF10 | - | One additional I/O |
| 5 | 5 | 12 | OSC_IN | PF0/OSC_IN | PF0/OSC_IN | PF0/OSC_IN | - |
| 6 | 6 | 13 | OSC_OUT | PF1/OSC_OUT | PF1/OSC_OUT | PF1/OSC_OUT | - |
| - | - | 19 | V_{SSA} | PF2 | PF2 | - | One additional I/O |
| 8 | 12 | 20 | V _{REF-} | V _{REF} _/V _{SSA} | V _{REF-} /V _{SSA} | V _{REF-} /V _{SSA} | - |
| - | 18 | 27 | V_{SS} | PF4 | V_{SS} | V_{SS} | One additional I/O |

AN4228 Hardware migration

Table 3. Main pinout differences between STM32F10x and STM32F30x lines (continued)

| LQFP48 | LQFP64 | LQFP100 | STM32F10xxx | STM32F302xB/C STM32F303xB/C | STM32F302xD/E STM32F303xD/E | STM32F302x6/8 STM32F301x6/8 STM32F303x6/8 | Comments |
|--------|--------|---------|---------------|--------------------------------|--------------------------------|---|--|
| 20 | 28 | 37 | PB2/BOOT1 | PB2 | PB2 | - | One additional I/O. The bootloader strategy has changed in the STM32F30xx and BOOT1 is not necessary anymore. The boot memory (RAM, Flash or System memory) is selectable through an option bit. |
| - | - | 73 | Not Connected | PF6 | PF6 | - | One additional I/O |

Considering the 48-/64-/100-pin packages, the migration from STM32F1 to STM32F30xx has no impact on the pinout, except that users gain additional GPIOs for their application.

Table 4 shows the LQFP144 pinout compatibility between STM32F302/F303xD/E and STM32F103xx products.

Table 4. LQFP144 pinout in STM32F103xx and STM32F30xxD/E

| LQFP144 | STM32F103xx | STM32F302xD/E, STM32F303xD/E |
|---------|---------------|---------------------------------|
| 10 | PF0 | PH0 |
| 11 | PF1 | PH1 |
| 23 | OSC_IN | PF0/OSC_IN |
| 24 | OSC_OUT | PF1/OSC_OUT |
| 106 | Not connected | PH2 |

Table 5. Main pinout differences between STM32F373xx and STM32F103xx

| Pin number for 48-pin package | Pin number for 64-pin package | Pin number for 100-pin package | STM32F373xx | STM32F103xx | Comments |
|-------------------------------------|-------------------------------------|--------------------------------------|--------------------|-------------------|-------------------|
| - | - | 10 | PF9 | V_{SS} | - |
| - | - | 11 | PF10 | V_{DD} | - |
| - | - | 19 | PF2 | V_{SSA} | - |
| - | - | 21 | V_{DDA} | V _{REF+} | Supply compatible |
| 9 | 13 | 22 | V_{REF+}/V_{DDA} | V_{DDA} | Supply compatible |

Hardware migration AN4228

Table 5. Main pinout differences between STM32F373xx and STM32F103xx (continued)

| Pin number for 48-pin package | Pin number for 64-pin package | Pin number for 100-pin package | STM32F373xx | STM32F103xx | Comments |
|-------------------------------------|-------------------------------------|--------------------------------------|---|-----------------|-------------------|
| - | 17 | - | V _{REF+} | PA3 | - |
| - | 18 | - | PA3 | V _{SS} | Supply compatible |
| - | 19 | - | V _{DD} | V _{DD} | Supply compatible |
| 17 | - | - | V _{DD} | PA7 | - |
| 23 | 31 | - | V _{REFSD-} /V _{SSSD} | V _{SS} | Supply compatible |
| 24 | 32 | - | V _{DDSD} | V _{DD} | Supply compatible |
| - | - | 27 | PF4 | V _{SS} | - |
| - | - | 48 | V _{REFSD} - | PB11 | - |
| - | - | 49 | V _{SSSD} | V _{SS} | Supply compatible |
| - | - | 50 | V _{DDSD12} | V _{DD} | Supply compatible |
| 25 | 33 | 51 | V _{REFSD+} /V _{DDSD3} | PB12 | - |
| - | - | 52 | V _{REFSD+} | PB13 | - |
| 35 | 47 | 73 | PF6 | V _{SS} | Supply compatible |
| 36 | 48 | - | PF7 | V _{DD} | Supply compatible |

2 Boot mode compatibility

The way to select the boot mode on the STM32F3 series differs from STM32F1 series. Instead of using two pins for this setting, STM32F3 series devices gets the nBOOT1 value from an option bit located in the User option bytes at 0x1FFFF800 memory address. Together with the BOOT0 pin, it selects the boot mode to the main Flash memory, the SRAM or to the System memory. *Table 6* summarizes the different configurations available for selecting the Boot mode.

Table 6. Boot modes

| STM32F3/STM32F1 Boot mode selection | | Boot mode | Aliasing |
|--|-------|-------------------|---|
| BOOT1 | воото | | |
| х | 0 | Main Flash memory | Main Flash memory is selected as boot space |
| 0 | 1 | System memory | System memory is selected as boot space |
| 1 | 1 | Embedded SRAM | Embedded SRAM is selected as boot space |

Note: The BOOT1 value is the opposite of the nBOOT1 option bit.



3 Peripheral migration

As shown in *Table 7*, there are three categories of peripherals. The common peripherals are supported with the dedicated firmware library without any modification, except if the peripheral instance is no longer present. You can change the instance and, of course, all the related features (clock configuration, pin configuration, interrupt/DMA request).

The modified peripherals such as ADC, RCC and RTC are different from the STM32F1 series ones and should be updated to take advantage of the enhancements and the new features in STM32F3 series.

All these modified peripherals in the STM32F3 series are enhanced to obtain smaller silicon print with features designed to offer advanced high-end capabilities in economical end products and to fix some limitations present in the STM32F1 series.

3.1 STM32 product cross-compatibility

The STM32 series embeds a set of peripherals which can be classed in three categories:

- The first category is for the peripherals which are, by definition, common to all products.
 Those peripherals are identical, so they have the same structure, registers and control
 bits. There is no need to perform any firmware change to keep the same functionality,
 at the application level, after migration. All the features and behavior remain the same.
- The second category is for the peripherals which are shared by all products but have only minor differences (in general to support new features). The migration from one product to another is very easy and does not need any significant new development effort.
- The third category is for peripherals which have been considerably changed from one product to another (new architecture, new features...). For this category of peripherals, the migration will require new development, at the application level.

Table 7 gives a general overview of this classification.



AN4228 Peripheral migration

Table 7. STM32 peripheral compatibility analysis STM32F1 versus STM32F3 series

| Peripheral STM32F1 STM32F3 Compati | | STM32F3 | Compat | ibility | |
|------------------------------------|--------|---------|---|--|-----------------------|
| Peripheral | series | series | Feature | Pinout | FW driver |
| SPI | Yes | Yes++ | Two FIFO available, 4-bit to 16-bit data size selection | Identical | Partial compatibility |
| WWDG | Yes | Yes | Same features | NA | Full compatibility |
| IWDG | Yes | Yes+ | Added a Window mode | NA | Full compatibility |
| DBGMCU | Yes | Yes | Same features | Identical | Full compatibility |
| CRC | Yes | Yes++ | Added reverse capability and initial CRC value | NA | Partial compatibility |
| EXTI | Yes | Yes+ | Some peripherals are able to generate event in stop mode | Identical | Full compatibility |
| CEC | Yes | Yes++ | Kernel clock, arbitration lost flag and automatic transmission retry, multi-address config, wakeup from stop mode | Identical | Partial compatibility |
| DMA | Yes | Yes | 2 DMA controllers with 12 channels ⁽¹⁾ | NA | Full compatibility |
| ТІМ | Yes | Yes+ | Enhancement | Identical | Full compatibility |
| PWR | Yes | Yes+ | V_{DDA} can be higher than V_{DD} , 1.8 V mode for core, independent V_{DD} for SDADCs | Identical for the same feature | Partial compatibility |
| RCC | Yes | Yes+ | - | PD0 & PD1 => PF0 & PF1 for the oscillator | Partial compatibility |
| USART | Yes | Yes+ | Choice for independent clock sources, timeout feature, wakeup from stop mode | Identical | Full compatibility |
| I2C | Yes | Yes++ | Communication events managed by HW, FM+, wakeup from stop mode, digital filter | Identical | New driver |
| DAC | Yes | Yes+ | DMA underrun interrupt | Identical | Full compatibility |
| ADC | Yes | Yes++ | Same ADC or new fast ADCs | Identical | Partial compatibility |
| RTC | Yes | Yes++ | Subsecond precision, digital calibration circuit, time-stamp function for event saving, programmable alarm | Identical for the same feature | New driver |
| FLASH | Yes | Yes+ | Option byte modified | NA | Partial compatibility |
| GPIO | Yes | Yes++ | New peripheral | New GPIOs | Partial compatibility |

Table 7. STM32 peripheral compatibility analysis STM32F1 versus STM32F3 series (continued)

| Peripheral | STM32F1 | STM32F3 | Compatibility | | | |
|----------------------|---------|---------|--|-----------|---|--|
| series | | series | Feature | Pinout | FW driver | |
| CAN | Yes | Yes | In STM32F303/302xB/C, 512 bytes SRAM is not shared with USB. In STM32F302x6/x8 and STM32F30xxD/E, 256 bytes shared SRAM with USB. | Identical | Full compatibility | |
| USB FS Device | Yes | Yes | In STM32F303/302xB/C, 512 bytes SRAM is not shared with CAN. In STM32F302x6/x8 and STM32F30xxD/E, 726 bytes dedicated SRAM and 256 bytes shared SRAM with CAN i.e. 1Kbytes dedicated SRAM in case CAN is disabled. | Identical | Full compatibility for SM32F303/302xB/C. Partial compatibility for STM32F302x6/x8 and STM32F30xxD/E as the USB is modified compared to STM32F1/F30xxB/C, comes with LPM support and has 726 bytes dedicated SRAM and 256 bytes shared SRAM with CAN, or 1Kbytes dedicated SRAM in case CAN is disabled. | |
| Ethernet | Yes | NA | NA | NA | NA | |
| SDIO | Yes | NA | NA | NA | NA | |
| FMC | Yes | Yes | Available only on the STM32F30xxD/E. | Identical | Full compatibility. | |
| Touch Sensing | NA | Yes | NA | NA | NA | |
| СОМР | NA | Yes | NA | NA | NA | |
| OPAMP ⁽²⁾ | NA | Yes | NA | NA | NA | |
| SYSCFG | NA | Yes | NA | NA | NA | |
| SDADC ⁽³⁾ | NA | Yes | NA | NA | NA | |

^{1.} In the In the STM32F303/302/301x6/x8, one DMA controller is available, with 7 channels

Note: Yes++ = New feature or new architecture

Yes+ = Same feature, but specification change or enhancement

Yes = Feature available NA = Feature not available

12/90 DocID024110 Rev 5

^{2.} The OPAMP is available only on STM32F30xx/F358x.

^{3.} The SDADC is available only on STM32F37xx/F378x.

3.2 System architecture

The main system consists of:

- Five masters:
 - Cortex-M4 core I-bus
 - Cortex-M4 core D-bus
 - Cortex-M4 core S-bus
 - GP-DMA1 and GP-DMA2 (general-purpose DMAs)
- Seven or six slaves in STM32F30xx microcontrollers depending on the CCM RAM and FMC availability in the product:
 - Internal Flash memory on the DCode and ICode
 - CCM SRAM on STM32F303xB/C/D/E and STM32F303x6/x8
 - Internal SRAM
 - AHB to APBx (APB1 or APB2), which connect all the APB peripherals
 - AHB dedicated to GPIO ports
 - ADCs
 - FMC
- Five slaves in STM32F37xx microcontrollers:
 - Internal Flash memory on the DCode
 - Internal Flash memory on the ICode
 - 2 Kbyte internal SRAM memory
 - AHB to APBx (APB1 or APB2) connecting all the APB peripherals
 - AHB dedicated to GPIO ports.

These are interconnected using a multilayer AHB bus architecture as shown in *Figure 1* and *Figure 2*.




Figure 1. System architecture for STM32F30x and STM32F3x8 lines

 Flash size, SRAM size, CCM and FMC availability and number of ADCs depend on the product. Please refer to STM32F30x line datasheets.




Figure 2. System architecture for STM32F37x lines

AN4228 Peripheral migration

3.3 Memory mapping

The peripheral address mapping has been changed in the STM32F3 series versus STM32F1 series. The main change concerns the GPIOs which have been moved from the APB bus to the AHB bus to allow them to operate at the maximum speed.

Table 8 provides the peripheral address mapping correspondence between STM32F3 and STM32F1 series.

Table 8. IP bus mapping differences between STM32F3 and STM32F1 series⁽¹⁾

| | STM: | 32F30xx | STM32F37x | | STM32F1 series | |
|------------|------------------|-----------------|---------------------|-----------------|----------------|--------------|
| Peripheral | Bus | Base address | Bus | Base address | Bus | Base address |
| TSC | AHB1 | 0x4002 4000 | AHB | 0x4002 4000 | NA | NA |
| GРІОН | | 0x4800 1C00 | NA | NA | | 0x4800 1FFF |
| GPIOG | | 0x4800 1800 | NA | NA | | 0x4800 1BFF |
| GPIOF | - | 0x4800 1400 | | 0x4800 1400 | | 0x4001 1800 |
| GPIOE | ALIDO | 0x4800 1000 | | 0x4800 1000 | ADDO | NA |
| GPIOD | AHB2 | 0x4800 0C00 | ALIDO | 0x4800 0C00 | APB2 | 0x4001 1400 |
| GPIOC | | 0x4800 0800 | AHB2 | 0x4800 0800 | | 0x4001 1000 |
| GPIOB | | 0x4800 0400 | | 0x4800 0400 | | 0x4001 0C00 |
| GPIOA | | 0x4800 0000 | | 0x4800 0000 | | 0x4001 0800 |
| TIM1 | APB2 | 0x4001 2C00 | NA | NA | | 0x4001 2C00 |
| ADC/ADC1 | | 0.5000.0000 | APB2 | 0x4001 2400 | | 0x4001 2400 |
| ADC2 | ALIDO | 0x5000 0000 | NA | NA | | 0x40012 800 |
| ADC3 | - AHB3 | 05000.0400 | NA | NA | | 0x40013 C00 |
| ADC4 | - | 0x5000 0400 | NA | NA | NA | NA |
| SDADC3 | NA | NA | | 0x4001 6800 | NA | NA |
| SDADC2 | NA | NA | APB2 | 0x4001 6400 | NA | NA |
| SDADC1 | NA | NA | APDZ | 0x4001 6000 | NA | NA |
| TIM19 | NA | NA | | 0x4001 5C00 | NA | NA |
| SYSCFG | APB2 (through | | APB2 | 0×4004 0000 | A D.D.O. | NA |
| COMP | | 0x4001 0000 | (through SYSCFG) | 0x4001 0000 | APB2 | NA |
| OPAMP | SYSCFG) | | NA | NA | NA | NA |

Table 8. IP bus mapping differences between STM32F3 and STM32F1 series⁽¹⁾ (continued)

| | STM | STM32F30xx | | STM32F37x | | STM32F1 series | |
|----------------|----------|-----------------|------|-----------------|------|----------------|--|
| Peripheral | Bus | Base address | Bus | Base address | Bus | Base address | |
| CEC | | 0x4000 7800 | | 0x4000 7800 | | 0x4000 7800 | |
| DAC/DAC1 | APB1 | 0x4000 7400 | APB1 | 0x4000 7400 | APB1 | 0x400 07400 | |
| DAC2 | | NA | | 0x4000 9800 | | NA | |
| I2S2ext | APB1 | 0x4000 3400 | APB1 | NA | APB1 | NA | |
| TIM14 | A DD4 | NA | ADD4 | 0x4000 2000 | NA | NA | |
| TIM18 | APB1 | NA | APB1 | 0x4000 9C00 | NA | NA | |
| FSMC Registers | NA | NA | NA | NA | | 0xA000 0000 | |
| USB OTG FS | NA NA | NA | NA | NA | AHB | 0x5000 0000 | |
| ETHERNET MAC | | NA | NA | NA | АПБ | 0x4002 8000 | |
| SDIO | NA | NA | NA | NA | | 0x4001 8000 | |
| TIM20 | APB2 | 0x4001 5000 | NA | NA | NA | NA | |
| SPI4 | APB2 | 0x4001 3C00 | NA | NA | NA | NA | |
| I2C3 | APB1 | 0x4000 7800 | NA | NA | NA | NA | |
| TIM11 | NA | NA | NA | NA | | 0x40015 400 | |
| TIM10 | NA | NA | NA | NA | APB2 | 0x40015 000 | |
| тім9 | NA | NA | NA | NA | AFD2 | 0x40014 C00 | |
| TIM8 | APB2 | 0x4001 3400 | NA | NA | | 0x40013 400 | |

AN4228 Peripheral migration

Table 8. IP bus mapping differences between STM32F3 and STM32F1 series⁽¹⁾ (continued)

| | STM32F30xx | | STM32F37x | | STM32F1 series | |
|---------------|------------|-----------------|-----------|-----------------|----------------|--------------|
| Peripheral | Bus | Base address | Bus | Base address | Bus | Base address |
| CAN2 | NA | NA | NA | NA | | 0x40006 800 |
| CAN1 | | 0x4000 6400 | APB1 | 0x4000 6400 | | 0x4000 6400 |
| UART5 | A DD4 | 0x4000 5000 | NA | NA | | 0x40005000 |
| UART4 | APB1 | 0x4000 4C00 | NA | NA | | 0x40004C00 |
| I2S2ext | | 0x4000 4000 | NA | NA | APB1 | NA |
| TIM13 | NA | NA | | 0x4000 1C00 | | 0x4000 1C00 |
| TIM12 | NA | NA | APB1 | 0x4000 1800 | | 0x4000 1800 |
| TIM5 | NA | NA | | 0x4000 0C00 | | 0x40000 C00 |
| BKP registers | NA | NA | NA | NA | | 0x4000 6C00 |
| AFIO | NA | NA | NA | NA | APB2 | 0x4001 0000 |

^{1.} NA = not applicable

3.4 Reset and clock controller (RCC) interface

The main differences related to the RCC (Reset and clock controller) in the STM32F3 series versus STM32F1 series are presented in *Table 9*.

Table 9. RCC differences between STM32F1 and STM32F3 series

| RCC | STM32F1 series | STM32F3 series |
|---------------------|--|-------------------------------------|
| HSE | 3 - 25 MHz depending on the product line used | 4 - 32 MHz |
| PLL | Connectivity line: main PLL + 2 PLLs for I2S, Ethernet and OTG FS clock Other product lines: main PLL | Main PLL |
| RTC clock source | LSI, LSE or HSE/128 | LSI, LSE or HSE clock divided by 32 |

| RCC | STM32F1 series | STM32F3 series |
|--|---|--|
| MCO clock source | MCO pin (PA8): - Connectivity line: HSI, HSE, PLLCLK/2, SYSCLK, PLL2, PLL3 or XT1 - Other product lines: HSI, HSE, PLLCLK/2 or SYSCLK | STM32F302/303xB/C and STM32F37x: SYSCLK, HSI, HSE, PLLCLK/2, LSE, LSI. STM32F302/301/303x6/x8: SYSCLK, HSI, HSE, PLLCLK/2 or PLLCLK, LSE, LSI; with the possibility to reduce MCO frequency by a configurable divider. |
| Internal oscillator measurement / calibration | LSI connected to TIM5 CH4 IC: can measure LSI with respect to HSI/HSE clock | - LSE & LSI clocks are indirectly measured through MCO by TIM16 timer (STM32F30/31xx) and TIM14 (STM32F37/38xx) with respect to HSI/HSE clock - HSE are indirectly measured through MCO using TIM16 timer (STM32F30/31xx) and TIM14 (STM32F37/38xx) channel 1 input capture with respect to HSI clock. |

Table 9. RCC differences between STM32F1 and STM32F3 series (continued)

In addition to the differences described in the table above, the following additional adaptation steps may be needed for the migration:

- System clock configuration
- Peripheral access configuration
- Peripheral clock configuration

3.4.1 System clock configuration

When moving from STM32F1 series to STM32F3 series, only a few settings need to be updated in the system clock configuration code; mainly the Flash settings (configure the right wait states for the system frequency, prefetch enable/disable) or/and the PLL parameters configuration:

- If HSE or HSI is used directly as the system clock source, only the Flash parameters should be modified.
- If PLL (clocked by HSE or HSI) is used as the system clock source, the Flash parameters and PLL configuration need to be updated.

Table 10 below provides an example of how to port a system clock configuration from STM32F1 to STM32F3 series:

- STM32F100xx value line running at maximum performance: system clock at 24 MHz (PLL, clocked by the HSE (8 MHz), used as the system clock source), Flash with 0 wait states and Flash prefetch queue enabled.
- STM32F3 series running at maximum performance: system clock at 72 MHz (PLL, clocked by the HSE (8 MHz), used as the system clock source), Flash with 2 wait states and Flash prefetch enabled.

Note:

In STM32F30xxD/E, we can reach the maximum system clock 72 MHz when PLL is system clock source and PLL clock source is the HSI. In STM32F1 and other STM32F3 series devices, when PLL clock source is the HSI, the maximum system clock value is 64 MHz.

As shown in *Table 10*, only the Flash settings and PLL parameters (code in *Bold Italic*) need to be rewritten to run on STM32F3 series. However, HSE, AHB prescaler and the

18/90 DocID024110 Rev 5



system clock source configuration are left unchanged, and APB prescalers are adapted to the maximum APB frequency in the STM32F3 series.

Note:

The source code presented in Table 10 is intentionally simplified (timeout in wait loop removed) and is based on the assumption that the RCC and Flash registers are at their reset values.

For STM32F3xx, you can use the clock configuration tool, STM32F3xx_Clock_Configuration.xls, to generate a customized system_stm32F3xx.c file containing a system clock configuration routine, depending on your application requirements.



Table 10. Example of migrating system clock configuration code from STM32F100 to STM32F3xx

```
STM32F100 Value Line running at 24 MHz
                                                    STM32F3xx running at 48 MHz
     (PLL as clock source) with 0 wait states
                                                (PLL as clock source) with 1 wait state
/* Enable HSE ----*/
                                           /* Enable HSE -----
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
                                            RCC->CR |= ((uint32_t)RCC_CR_HSEON);
/* Wait till HSE is ready */
 while((RCC->CR & RCC_CR_HSERDY) == 0)
                                            /* Wait till HSE is ready */
                                            while((RCC->CR & RCC_CR_HSERDY) == 0)
  }
/* Flash configuration ----*/
                                            }
  /* Prefetch ON, Flash 0 wait state */
                                           /* Flash configuration ----*/
 FLASH->ACR |= FLASH_ACR_PRFTBE |
                                             /* Prefetch ON, Flash 1 wait state */
FLASH_ACR_LATENCY_0;
                                            FLASH->ACR |= FLASH_ACR_PRFTBE |
                                           FLASH_ACR_LATENCY;
 /*AHB and APB prescaler configuration*/
                                           /* AHB and APB prescaler configuration-*/
 /* HCLK = SYSCLK */
                                            /* HCLK = SYSCLK */
 RCC->CFGR =
                                            RCC->CFGR =
(uint32_t)RCC_CFGR_HPRE_DIV1;
                                           (uint32_t)RCC_CFGR_HPRE_DIV1;
/* PCLK2 = HCLK */
 RCC->CFGR |=
                                            /* PCLK = HCLK */
(uint32_t)RCC_CFGR_PPRE2_DIV1;
                                            RCC->CFGR =
                                           (uint32_t)RCC_CFGR_PPRE_DIV1;
/* PCLK1 = HCLK */
                                           /* PLL configuration = HSE * 6 = 48 MHz -*/
 RCC->CFGR =
(uint32_t)RCC_CFGR_PPRE1_DIV1;
                                            RCC->CFGR =
  /* PLL configuration = (HSE / 2) * 6 =
                                           (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 |
                                           RCC CFGR PLLXTPRE PREDIV1
24 MHz */
                                           RCC_CFGR_PLLMULL6);
 RCC->CFGR |=
(uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 |
                                           /* Enable PLL */
RCC CFGR PLLXTPRE PREDIV1 Div2
                                            RCC->CR |= RCC_CR_PLLON;
RCC_CFGR_PLLMULL6);
                                           /* Wait till PLL is ready */
/* Enable PLL */
                                            while((RCC->CR & RCC_CR_PLLRDY) == 0)
 RCC->CR |= RCC_CR_PLLON;
                                            {
/* Wait till PLL is ready */
                                            }
 while((RCC->CR & RCC_CR_PLLRDY) == 0)
                                           /* Select PLL as system clock source ---*/
                                           RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
                                           /* Wait till PLL is used as system clock
/* Select PLL as system clock source --*/
                                           source */
 RCC->CFGR &=
                                            while ((RCC->CFGR &
(uint32_t)((uint32_t) \sim (RCC_CFGR_SW));
                                           (uint32_t)RCC_CFGR_SWS) !=
RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
                                           (uint32_t)RCC_CFGR_SWS_PLL)
/* Wait till PLL is used as system clock
source */
                                             }
 while ((RCC->CFGR &
(uint32_t)RCC_CFGR_SWS) !=
(uint32_t)0x08)
  {
  }
```

20/90 DocID024110 Rev 5

3.4.2 Peripheral access configuration

Since the address mapping of some peripherals has been changed in STM32F3 series versus STM32F1 series, you need to use different registers to [enable/disable] or [enter/exit] the peripheral [clock] or [from reset mode].

Bus Register Comments RCC_AHBRSTR Used to [enter/exit] the AHB peripheral from reset AHB RCC_AHBENR Used to [enable/disable] the AHB peripheral clock RCC_APB1RSTR Used to [enter/exit] the APB1 peripheral from reset APB1 RCC_APB1ENR Used to [enable/disable] the APB1 peripheral clock RCC APB2RSTR Used to [enter/exit] the APB2 peripheral from reset APB2 RCC_APB2ENR Used to [enable/disable] the APB2 peripheral clock

Table 11. RCC registers used for peripheral access configuration

To configure the access to a given peripheral, you have first to know to which bus this peripheral is connected; refer to *Table 8* then, depending on the action needed, program the right register as described in *Table 11* above. For example, if USART1 is connected to the APB2 bus, to enable the USART1 clock you have to configure APB2ENR register as follows:

RCC->APB2ENR |= RCC_APB2ENR_USART1EN;

3.4.3 Peripheral clock configuration

Some peripherals have a dedicated clock source independent from the system clock, and used to generate the clock required for them to operate:

ADC

In STM32F30xx devices, the ADC features two possible clock sources:

- The ADC clock can be derived from the PLL output. It can reach 72 MHz and can be divided by the following prescalers values: 1, 2, 4, 6, 8, 10, 12, 16, 32, 64, 128, or 256. It is asynchronous to the AHB clock
- The ADC clock can also be derived from the AHB clock of the ADC bus interface, divided by a programmable factor (1, 2 or 4). When the programmable factor is 1, the AHB prescaler must be equal to '1'.

SDADC

STM32F37xx SDADC clock source is derived from the system clock divided by a wide range of prescalers, ranging from 2 to 48.

RTC

In STM32F3 series, the RTC features three possible clock sources:

- The first one is based on the HSE Clock; a prescaler divides its frequency by 32 before going to the RTC
- The second one is the LSE oscillator
- The third clock source is the LSI RC with a value of 40 kHz.

TIMx

The timers clock frequencies are automatically defined by hardware. There are two cases:

- If the APB prescaler equals 1, the timer clock frequencies are set to the same frequency as that of the APB domain
- Otherwise, they are set to twice (x2) the frequency of the APB domain.

PLL clock source

A clock issued from the PLL (PLLCLKx2) can be selected for TIMx (x = 1, 8 on the STM32F303xB/C, x = 1 on the STM32F303x6/8, x = 1, 15, 16, 17 on the STM32F302/301x6/8), x = 1,2,3,4,8,15,16,17,20 in the STM32F303xD/E.

This configuration allows to feed TIMx with a frequency up to 144 MHz when the system clock source is the PLL. In this configuration:

- On the STM32F303/302xB/C, AHB and APB2 prescalers are set to 1 i.e. AHB and APB2 clocks are not divided with respect to the system clock
- On the STM32F303/302/301x6/8 and STM32F302/303xD/E, AHB or APB2 subsystem clocks are not divided by more than 2 cumulatively with respect to the system clock.

I2S

In STM32F30xx devices, the I2S features 2 possible clock sources:

- The first one is the System clock
- The second one comes from the external clock provided on I2S_CKIN pin.

5//

AN4228 Peripheral migration

3.5 DMA interface

STM32F1 and STM32F3 series use the same fully compatible DMA controller.

The table below presents the correspondence between the DMA requests of the peripherals in STM32F1 series and STM32F3 series.

The STM32F303/302xB/C has two DMA controllers with 12 channels in total (as STM32F1), the STM32F302/301/303x6/8 has 1 DMA controller with 7 channels

Table 12. DMA request differences between STM32F3xx and STM32F1xx⁽¹⁾

| Peripheral | DMA request | STM32F1xx | STM32F30xx ⁽²⁾ | STM32F37x |
|--------------------------------|--|---|---|--|
| ADC2 | ADC2 | NA | DMA2_Channel1 DMA2_Channel3 | NA |
| ADC3 | ADC3 | DMA2_Channel5 | DMA2_Channel5 | NA |
| ADC4 | ADC4 | NA | DMA2_Channel2 DMA2_Channel4 | NA |
| SDADC | SDADC1 SDADC2 SDADC3 | NA | NA | DMA2_Channel3 DMA2_Channel4 DMA2_Channel5 |
| SPI4 ⁽³⁾ | SPI4_RX SPI4_TX | NA | DMA2_Channel4 DMA2_Channel5 | NA |
| TIM6/DAC1_CH1 TIM7/DAC1_CH2 | DAC1_Channel1 DAC1_Channel2 | DMA2_Channel3 DMA2_Channel4 | DMA2_Channel3 DMA1_Channel3 DMA2_Channel4 DMA1_Channel4 | DMA2_Channel3 DMA1_Channel3 DMA1_Channel4 DMA2_Channel4 |
| TIM18/DAC2 | DAC2_Channel1 DAC2_Channel2 | NA | NA | DMA2_Channel5 DMA1_Channel5 |
| UART4 | UART4_Rx UART4_Tx | DMA2_Channel3 DMA2_Channel5 | DMA2_Channel3 DMA2_Channel5 | NA |
| UART5 | UART5_Rx UART5_Tx | DMA2_Channel4 DMA2_Channel1 | NA | NA |
| I2C3 ⁽⁴⁾ | I2C3_Rx I2C3_Rx | NA | DMA1_Channel2 DMA1_Channel1 | NA |
| SDIO | SDIO | DMA2_Channel4 | NA | NA |
| ТІМ1 | TIM1_UP TIM1_CH1 TIM1_CH2 TIM1_CH3 TIM1_CH4 TIM1_TRIG TIM1_COM | DMA1_Channel5 DMA1_Channel2 DMA1_Channel3 DMA1_Channel6 DMA1_Channel4 DMA1_Channel4 DMA1_Channel4 | DMA1_Channel5 DMA1_Channel2 DMA1_Channel3 DMA1_Channel6 DMA1_Channel4 DMA1_Channel4 DMA1_Channel4 | NA |

Table 12. DMA request differences between STM32F3xx and STM32F1xx⁽¹⁾ (continued)

| Peripheral | DMA request | STM32F1xx | STM32F30xx ⁽²⁾ | STM32F37x |
|----------------------|-------------|---------------|---------------------------|---------------|
| TIM8 | TIM8_UP | DMA2_Channel1 | DMA2_Channel1 | |
| | TIM8_CH1 | DMA2_Channel3 | DMA2_Channel3 | |
| | TIM8_CH2 | DMA2_Channel5 | DMA2_Channel5 | |
| | TIM8_CH3 | DMA2_Channel1 | DMA2_Channel1 | NA |
| | TIM8_CH4 | DMA2_Channel2 | DMA2_Channel2 | |
| | TIM8_TRIG | DMA2_Channel2 | DMA2_Channel2 | |
| | TIM8_COM | DMA2_Channel2 | DMA2_Channel2 | |
| | TIM5_UP | DMA2_Channel2 | | DMA2_Channel2 |
| | TIM5_CH1 | DMA2_Channel5 | | DMA2_Channel5 |
| TIM5 | TIM5_CH2 | DMA2_Channel4 | NA | DMA2_Channel4 |
| TIMO | TIM5_CH3 | DMA2_Channel2 | NA . | DMA2_Channel2 |
| | TIM5_CH4 | DMA2_Channel1 | | DMA2_Channel1 |
| | TIM5_TRIG | DMA2_Channel1 | | DMA2_Channel1 |
| | | | | DMA1_Channel3 |
| TIM16 | TIM16_UP | DMA1_Channel6 | DMA1_Channel3 | DMA1_Channel6 |
| | TIM16_CH1 | DMA1_Channel6 | DMA1_Channel3 | DMA1_Channel3 |
| | | | | DMA1_Channel6 |
| | | | | DMA1_Channel1 |
| TIM17 | TIM17_UP | DMA1_Channel7 | DMA1_Channel1 | DMA1_Channel7 |
| 1110117 | TIM17_CH1 | DMA1_Channel7 | DMA1_Channel1 | DMA1_Channel1 |
| | | | | DMA1_Channel7 |
| | TIM19_UP | | | DMA1_Channel4 |
| | TIM19_CH1 | | | DMA2_Channel5 |
| TIM19 | TIM19_CH2 | NA | NA | DMA1_Channel2 |
| | TIM19_CH3 | | | DMA1_Channel1 |
| | TIM19_CH4 | | | DMA1_Channel1 |
| | TIM20_UP | | DMA2_Channel3 | |
| | TIM20_CH1 | | DMA2_Channel1 | |
| TIM20 ⁽³⁾ | TIM20_CH2 | | DMA2_Channel2 | |
| | TIM20_CH3 | NA | DMA2_Channel3 | NA |
| | TIM20_CH4 | | DMA2_Channel4 | |
| | TIM20_TRIG | | DMA2_Channel4 | |
| | TIM20_COM | | DMA2_Channel4 | |

^{1.} NA = not applicable.

^{2.} DMA2 channels available only on STM32F303/302xB/C/D/E.

^{3.} Only on STM32F303/302xD/E

^{4.} Only on STM32F302/301x6/x8 and STM32F303/302xD/E.

3.6 Interrupt vectors

Table 13 presents the interrupt vectors in STM32F3 series versus STM32F1 series.

The switch from Cortex-M3 to Cortex-M4 induces an increase of the number of vector interrupts. This leads to many differences between the two devices.

Table 13. Interrupt vector differences between STM32F3 and STM32F1 series

| Position | STM32F1 | STM32F30xx | STM32F37xx |
|----------|--|----------------------|------------|
| 2 | TAMPER | TAMP_STAMP | TAMP_STAMP |
| 3 | RTC | RTC_WKUP | RTC_WKUP |
| 18 | ADC1_2 | ADC1_2 | ADC1 |
| 19 | CAN1_TX / USB_HP_CAN_TX | USB_HP/CAN_TX | CAN_TX |
| 20 | CAN1_RX0 / USB_LP_CAN_RX0 | USB_LP/CAN_RX0 | CAN_RXD |
| 21 | CAN1_RX1 | CAN1_RX1 | CAN_RXI |
| 22 | CAN1_SCE | CAN1_SCE | CAN_SCE |
| 23 | EXTI9_5 | EXTI9_5 | EXTI9_5 |
| 24 | TIM1_BRK / TIM1_BRK _TIM9 | TIM1_BRK / TIM15 | TIM15 |
| 25 | TIM1_UP / TIM1_UP_TIM10 | TIM1_UP / TIM16 | TIM16 |
| 26 | TIM1_TRG_COM / TIM1_TRG_COM_TIM11 | TIM1_TRG_COM / TIM17 | TIM17 |
| 27 | TIM1_CC | TIM1_CC | TIM18_DAC2 |
| 42 | OTG_FS_WKUP / USBWakeUp | USB_WKUP | CEC |
| 43 | TIM8_BRK / TIM8_BRK_TIM12 (1) | TIM8_BRK | TIM12 |
| 44 | TIM8_UP / TIM8_UP_TIM13 | TIM8_UP | TIM13 |
| 45 | TIM8_TRG_COM / TIM8_TRG_COM_TIM14 (1) | TIM8_TRG_COM | TIM14 |
| 46 | TIM8_CC | TIM8_CC | Reserved |
| 47 | ADC3 | ADC3 | Reserved |
| 48 | FSMC | Reserved | Reserved |
| 49 | SDIO | Reserved | Reserved |
| 50 | TIM5 | Reserved | TIM5 |
| 52 | UART4 | UART4 | Reserved |
| 53 | UART5 | UART5 | Reserved |
| 59 | DMA2_Channel4 / DMA2_Channel4_5 (1) | DMA2_CH4 | DMA2_CH4 |

Table 13. Interrupt vector differences between STM32F3 and STM32F1 series (continued)

| Position | STM32F1 | STM32F30xx | STM32F37xx |
|----------|-----------|---|------------------------|
| 61 | ETH | ADC4 | SDADC1 |
| 62 | ETH_WKUP | Reserved | SDADC2 |
| 63 | CAN2_TX | Reserved | SDADC3 |
| 64 | CAN2_RX01 | COMP123 | COMP1_2 |
| 65 | CAN2_RX1 | COMP456 | Reserved |
| 66 | CAN2_SCE | COMP7 | Reserved |
| 67 | OTG_FS | Reserved | Reserved |
| 72 | Reserved | I2C3_EV (only on STM32F302/301x6/x8) and STM32F303/302xD/E | Reserved |
| 73 | Reserved | I2C3_ER (only on STM32F302/301x6/x8 and STM32F302/F303xD/E) | Reserved |
| 76 | Reserved | USB_WKUP | USB_WKUP |
| 77 | Reserved | TIM20_BRK (only on STM32F303xD/E) | Reserved |
| 78 | Reserved | TIM20_UP (only on STM32F303xD/E) | TIM19 global interrupt |
| 79 | Reserved | TIM20_TRG_COM (only on STM32F303xD/E) | Reserved |
| 80 | Reserved | TIM20_CC (only on STM32F303xD/E) | Reserved |
| 81 | Reserved | FPU | FPU |
| 84 | Reserved | SPI4 (only on STM32F303xD/E) | Reserved |

^{1.} Depending on the product line used.

3.7 **GPIO** interface

The STM32F3 GPIO peripheral embeds new features compared to STM32F1 series, below the main features:

- GPIO mapped on AHB bus for better performance
- I/O pin multiplexer and mapping: pins are connected to on-chip peripherals/modules through a multiplexer that allows only one peripheral alternate function (AF) connected to an I/O pin at a time. In this way, there can be no conflict between peripherals sharing the same I/O pin.
- More possibilities and features for I/O configuration

The STM32F3 series GPIO peripheral is a new design and thus the architecture, features and registers are different from the GPIO peripheral in the STM32F1 series. Any code



written for the STM32F1 series using the GPIO needs to be rewritten to run on STM32F3 series.

For more information about STM32F3 GPIO programming and usage, please refer to the "I/O pin multiplexer and mapping" section in the GPIO chapter of the STM32F3xx reference manuals (RM0313 and RM0316).

The table below presents the differences between GPIOs in the STM32F1 series and STM32F3 series.

Table 14. GPIO differences between STM32F1 and STM32F3 series

| GPIO | STM32F1 series | STM32F3 series |
|------------------------------------|---|---|
| General purpose output | PP OD | PP PP + PU PP + PD OD OD + PU OD + PD |
| Alternate function output | PP OD | PP PP + PU PP + PD OD OD + PU OD + PD |
| Alternate function selection | To optimize the number of peripheral I/O functions for different device packages, it is possible to remap some alternate functions to some other pins (software remap). | Highly flexible pin multiplexing allows no conflict between peripherals sharing the same I/O pin. |
| Max IO toggle frequency | 18 MHz | 36 MHz |

3.7.1 Alternate function mode

STM32F1 series

The configuration to use an I/O as an alternate function depends on the peripheral mode used. For example, the USART Tx pin should be configured as an alternate function pushpull, while the USART Rx pin should be configured as input floating or input pull-up.

To optimize the number of peripheral I/O functions for different device packages (especially those with a low pin count), it is possible to remap some alternate functions to other pins by software. For example, the USART2_RX pin can be mapped on PA3 (default remap) or PD6 (by software remap).

STM32F3 series

Whatever the peripheral mode used, the I/O must be configured as an alternate function, then the system can use the I/O in the proper way (input or output).



The I/O pins are connected to on-chip peripherals/modules through a multiplexer that allows only one peripheral alternate function to be connected to an I/O pin at a time. In this way, there can be no conflict between peripherals sharing the same I/O pin. Each I/O pin has a multiplexer with 16 alternate function inputs (AF0 to AF15) that can be configured through the GPIOx_AFRL and GPIOx_AFRH registers: the peripheral alternate functions are mapped by configuring AF0 to AF15.

In addition to this flexible I/O multiplexing architecture, each peripheral has alternate functions mapped on different I/O pins to optimize the number of peripheral I/O functions for different device packages. For example, the USART2_RX pin can be mapped on PA3 or PA15 pin.

Note:

Please refer to the "Alternate function mapping" table in the STM32F3x datasheet for the detailed mapping of the system and the peripheral alternate function I/O pins.

- 1. Configuration procedure
 - Configure the desired I/O as an alternate function in the GPIOx_MODER register
 - Select the type, pull-up/pull-down and output speed via the GPIOx_OTYPER,
 GPIOx_PUPDR and GPIOx_OSPEEDER registers, respectively
 - Connect the I/O to the desired AFx in the GPIOx_AFRL or GPIOx_AFRH register

3.8 EXTI source selection

In STM32F1 devices, the selection of the EXTI line source is performed through EXTIx bits in AFIO_EXTICRx registers, while in STM32F3 series this selection is done through EXTIx bits in SYSCFG_EXTICRx registers.

Only the mapping of the EXTICRx registers has been changed, without any changes to the meaning of the EXTIx bits. However, the maximum range of EXTIx bit values is 0b0101 as the last PORT is F (in STM32F1 series, the maximum value is 0b0110).

3.9 FLASH interface

The table below presents the difference between the FLASH interface of STM32F1 series and STM32F3 series.

Table 15. FLASH differences between STM32F1 and STM32F3 series

| Feature | | STM32F1 series | STM32F3 series | |
|---------------------------------------|---------------|--|--|--|
| Main/Program memory granularity | | Page size = 2 Kbytes except for Low and Medium density page size = 1 Kbyte | Page size = 2 Kbytes | |
| System memory | Start Address | 0x1FFF F000 | 0x1FFF D800 | |
| | End Address | 0x1FFF F7FF | 0x1FFF F7FF | |
| Flash interface programming procedure | | Same for all product lines | Same as STM32F1 series for Flash program and erase operations. Different from STM32F1 series for Option byte programming | |



AN4228 Peripheral migration

Table 15. FLASH differences between STM32F1 and STM32F3 series (continued)

| Feature | | STM32F1 series | STM32F3 series | |
|-------------------|--------------|---|---|--|
| | Unprotection | Read protection disable RDP = 0xA55A | Level 0 no protection RDP = 0xAA | |
| Read Protection | Protection | Read protection enable RDP != 0xA55A | Level 1 memory protection RDP != (Level 2 & Level 0) Level 2: Lvl 1 + Debug disabled | |
| Write protection | | Protection by 4-Kbyte block | Protection by a granularity of 2 pages | |
| User Option bytes | | STOP | STOP | |
| | | STANDBY | STANDBY | |
| | | WDG | WDG | |
| | | NA | RAM_PARITY_CHECK | |
| | | NA | VDDA_MONITOR | |
| | | NA | nBOOT1 | |
| | | NA | SDADC12_VDD MONITOR (available only on STM32F37x) | |

3.10 SAR ADC interface

STM32F37xx ADC interface is identical to STM32F1xx, while a different ADC interface is used in STM32F30xx devices.

The table below presents the differences between the ADC interface of STM32F1 series and STM32F30x lines; these differences are the following:

- New digital interface
- New architecture and new features

Table 16. ADC differences between STM32F1 series and STM32F30x lines

| ADC | STM32F1 series | STM32F30xxB/C | STM32F302x6/8/ STM32F301x6/8 | STM32F303x6/8 | STM32F30xxD/E |
|----------------------------|-----------------------|---------------------------------------|---------------------------------------|---------------------------------------|---|
| Instances | ADC1 / ADC2 / ADC3 | ADC1 / ADC2 / ADC3 / ADC4 | ADC1 | ADC1 / ADC2 | ADC1 / ADC2 / ADC3 / ADC4 |
| Maximum sampling frequency | 1 MSPS | 5.1 MSPS | 5.1 MSPS | 5.1 MSPS | 5.1 MSPS |
| Number of channels | Up to 21 | Up to 39 + 7 internal | Up to 15 + 3 internal | Up to 21 + 4 internal | Up to 40 + 7 internal |
| Resolution | 12 bits | Configurable to 12, 10, 8, and 6 bits | Configurable to 12, 10, 8, and 6 bits | Configurable to 12, 10, 8, and 6 bits | Configurable to 12, 10, 8, and 6 bits |

Table 16. ADC differences between STM32F1 series and STM32F30x lines (continued)

| ADC | STM32F1 series | STM32F30xxB/C | STM32F302x6/8/ STM32F301x6/8 | STM32F303x6/8 | STM32F30xxD/E |
|--------------------|---|---|--|--|---|
| Conversion modes | Single / continuous / scan / discontinuous / dual mode | Single / continuous / scan / discontinuous / dual mode | Single / continuous / scan / discontinuous mode | Single / continuous / scan / discontinuous / dual mode | Single / continuous / scan / discontinuous / dual mode |
| Supply requirement | 2.4 V to 3.6 V | 2.0 to 3.6 V | 2.0 to 3.6 V | 2.0 to 3.6 V | 2.0 to 3.6 V |

Table 17. ADC channels mapping differences

| | STM32F103xx | STM32F303xB/C/D/E | STM32F302/301x6/8 | STM32F303x6/8 |
|------|-------------|---------------------------|-------------------|---------------|
| PA0 | ADC123_IN0 | ADC1_IN1 | ADC1_IN1 | ADC1_IN1 |
| PA1 | ADC123_IN1 | ADC1_IN2 | ADC1_IN2 | ADC1_IN2 |
| PA2 | ADC123_IN2 | ADC1_IN3 | ADC1_IN3 | ADC1_IN3 |
| PA3 | ADC123_IN3 | ADC1_IN4 | ADC1_IN4 | ADC1_IN4 |
| PA4 | ADC12_IN4 | ADC2_IN1 | ADC1_IN5 | ADC2_IN1 |
| PA5 | ADC12_IN5 | ADC2_IN2 | - | ADC2_IN2 |
| PC0 | ADC123_IN10 | ADC12_IN6 | ADC1_IN6 | ADC12_IN6 |
| PC1 | ADC123_IN11 | ADC12_IN7 | ADC1_IN7 | ADC12_IN7 |
| PC2 | ADC123_IN12 | ADC12_IN8 | ADC1_IN8 | ADC12_IN8 |
| PC3 | ADC123_IN13 | ADC12_IN9 | ADC1_IN9 | ADC12_IN9 |
| PC4 | ADC12_IN14 | ADC2_IN5 | - | ADC2_IN5 |
| PC5 | ADC12_IN15 | ADC2_IN11 | - | ADC2_IN11 |
| PA6 | ADC12_IN6 | ADC2_IN3 | ADC1_IN10 | ADC2_IN3 |
| PB0 | ADC12_IN8 | ADC3_IN12 | ADC1_IN11 | ADC1_IN11 |
| PB1 | ADC12_IN9 | ADC3_IN14 | ADC1_IN12 | ADC1_IN12 |
| PB2 | - | ADC2_IN12 | - | ADC2_IN12 |
| PB11 | - | ADC12_IN14 ⁽¹⁾ | ADC1_IN14 | - |
| PB12 | - | ADC2_IN13 | - | ADC2_IN13 |
| PB13 | - | ADC3_IN5 | ADC1_IN13 | ADC1_IN13 |
| PB14 | - | ADC4_IN4 | - | ADC2_IN14 |
| PB15 | - | ADC4_IN5 | - | ADC2_IN15 |
| PA7 | ADC12_IN7 | ADC2_IN4 | ADC1_IN15 | ADC2_IN4 |

^{1.} Only on STM32F303/302xD/E.

Note: On STM32F37xxx, the ADC channels mapping is the same as in STM32F10xxx.

30/90 DocID024110 Rev 5



3.11 PWR interface

In STM32F3 series the PWR controller presents some differences vs. STM32F1 series, these differences are summarized in the table below. However, the programming interface is unchanged.

Table 18. PWR differences between STM32F1 and STM32F3 series

| PWR | STM32F1 series | STM32F3 series |
|--------------------------|---|--|
| Power supplies | V_{DD} = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through VDD pins. V_{SSA}, V_{DDA} = 2.0 to 3.6 V: external analog power supplies for ADC, Reset blocks, RCs and PLL. VDDA and VSSA must be connected to VDD and VSS, respectively. V_{BAT} = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when VDD is not present. | V_{DD} = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through VDD pins. V_{SSA}, V_{DDA} = 2.0 to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL. V_{SSA} must be connected to V_{SS}. V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when VDD is not present. V_{SSSD}, V_{DDSDx} = 2.0 to 3.6V: external analog power supplies for SDADCx peripherals and some GPIOs (STM32F37xx only). |
| Battery backup domain | Backup registersRTCLSEPC13 to PC15 I/Os | Backup registersRTCLSERCC Backup Domain Control Register |
| Wake-up sources | Standby mode – WKUP pin rising edge | Standby mode - WKUP1, WKUP2 or WKUP3 pin rising edge |

3.12 Real-time clock (RTC) interface

The STM32F3 series embeds a new RTC peripheral versus the STM32F1 series. The architecture, features and programming interface are different.

As a consequence, the STM32F3 series RTC programming procedures and registers are different from those of the STM32F1 series, so any code written for the STM32F1 series using the RTC needs to be rewritten to run on STM32F3 series.

The STM32F3 series RTC provides best-in-class features:

- BCD timer/counter
- Time-of-day clock/calendar featuring subsecond precision with programmable daylight saving compensation
- Two programmable alarms
- Digital calibration circuit
- Time-stamp function for event saving
- Accurate synchronization with an external clock using the subsecond shift feature.
- STM32F30xx/STM32F37xx feature 16 and 32 backup registers, respectively (64 and 128 bytes) which are reset when a tamper detection event occurs

For more information about STM32F3's RTC features, please refer to RTC chapter of STM32F30/31xx and STM32F37/38xx Reference Manuals (RM0316 and RM0313).

For advanced information about the RTC programming, please refer to Application Note AN3371 *Using the STM32 HW real-time clock (RTC)*.

3.13 SPI interface

The STM32F3 series embeds a new SPI peripheral versus the STM32F1 series. The architecture, features and programming interface are modified to introduce new capabilities.

As a consequence, the STM32F3 series SPI programming procedures and registers are similar to those of the STM32F1 series but with new features. The code written for the STM32F1 series using the SPI needs little rework to run on STM32F3 series, if it did not use new capabilities.

The STM32F3 series SPI provides best-in-class added features:

- Enhanced NSS control NSS pulse mode (NSSP) and TI mode
- Programmable data frame length from 4-bit to 16-bit
- Two 32-bit Tx/Rx FIFO buffers with DMA capability and data packing access for frames fitted into one byte (up to 8-bit)
- 8-bit or 16-bit CRC calculation length for 8-bit and 16-bit data.

Furthermore, the SPI peripheral, available in the STM32F3 series, fixes the CRC limitation present in the STM32F1 series. For more information about STM32F3 SPI features, please refer to SPI chapter of STM32F30/31xx and STM32F37/38xx Reference Manuals (RM0316 and RM0313).

32/90 DocID024110 Rev 5

3.14 I2C interface

The STM32F3 series embeds a new I2C peripheral versus the STM32F1 series. The architecture, features and programming interface are different.

As a consequence, the STM32F3 series I2C programming procedures and registers are different from those of the STM32F1 series, so any code written for the STM32F1 series using the I2C needs to be rewritten to run on STM32F3 series.

The STM32F3 series I2C provides best-in-class new features:

- Communication events managed by hardware.
- Programmable analog and digital noise filters.
- Independent clock source: HSI or SYSCLK.
- Wake-up from STOP mode.
- Fast mode + (up to 1MHz) with 20mA I/O output current drive.
- 7-bit and 10-bit addressing mode, multiple 7-bit slave address support with configurable masks.
- Address sequence automatic sending (both 7-bit and 10-bit) in master mode.
- Automatic end of communication management in master mode.
- Programmable Hold and Setup times.
- Command and Data Acknowledge control.

For more information about STM32F3 I2C features, please refer to I2C chapter of STM32F30/31xx and STM32F37/38xx Reference Manuals (RM0316 and RM0313).

3.15 USART interface

The STM32F3 series embeds a new USART peripheral versus the STM32F1 series. The architecture, features and programming interface are modified to introduce new capabilities.

As a consequence, the STM32F3 series USART programming procedures and registers are modified from those of the STM32F1 series, so any code written for the STM32F1 series using the USART needs to be updated to run on STM32F3 series.

The STM32F3 series USART provides best-in-class added features:

- A choice of independent clock sources allowing
 - UART functionality and wake-up from low power modes,
 - convenient baud-rate programming independently of the APB clock reprogramming.
- SmartCard emulation capability: T=0 with auto retry and T=1
- Swappable Tx/Rx pin configuration
- Binary data inversion
- Tx/Rx pin active level inversion
- Transmit/receive enable acknowledge flags
- New Interrupt sources with flags:
 - Address/character match
 - Block length detection and timeout detection
- Timeout feature
- Modbus communication
- Overrun flag disable
- DMA disable on reception error
- Wake-up from STOP mode
- Auto baud rate detection capability
- Driver Enable signal (DE) for RS485 mode

For more information about STM32F3 USART features, please refer to USART chapter in the corresponding Reference Manual.



3.16 CEC interface

The CEC interface is available only on STM32F37xx devices.

The STM32F3 series embeds a new CEC peripheral versus the STM32F1 series. The architecture, features and programming interface are modified to introduce new capabilities.

As a consequence, the STM32F3 series CEC programming procedures and registers are different from those of the STM32F1 series, so any code written for the STM32F1 series using the CEC needs to be rewritten to run on STM32F3 series.

The STM32F3 series CEC provides best-in-class added features:

- 32 kHz CEC kernel with dual clock
 - LSE
 - HSI/244
- Reception in listen mode
- Rx tolerance margin: standard or extended
- Arbitration (signal free time): standard (by H/W) or aggressive (by S/W)
- Arbitration lost detected flag/interrupt
- Automatic transmission retry supported in case of arbitration lost
- Multi-address configuration
- Wake-up from STOP mode
- Receive error detection
 - Bit rising error (with stop reception)
 - Short bit period error
 - Long bit period error
- Configurable error bit generation
 - on bit rising error detection
 - on long bit period error detection
- Transmission under run detection
- Reception overrun detection

The following features present in the STM32F1 series are now handled by the new STM32F3 series CEC features and thus are no more available.

- Bit timing error mode & bit period error mode, by the new error handler
- Configurable prescaler frequency divider, by the CEC fixed kernel clock

For more information about STM32F3 CEC features, please refer to CEC chapter of STM32F37/38xx Reference Manual (RM0313).

4 Firmware migration using the library

This section describes how to migrate an application based on STM32F1xx Standard Peripherals Library to the STM32F3xx Standard Peripherals Library.

The STM32F1xx and STM32F3xx libraries have the same architecture and are CMSIS compliant; they use the same driver naming and the same APIs for all compatible peripherals.

Only a few peripheral drivers need to be updated to migrate the application from an STM32F1 series to an STM32F3 series product.

Note:

In the rest of this section (unless otherwise specified), the term "STM32F3xx library" is used to refer to the STM32F3xx Standard Peripherals Library, and the term "STM32F10x library" is used to refer to the STM32F10x Standard Peripherals Library.

STM32F3xx devices refers to STM32F30/31xxx devices and STM32F37/38xxx devices.

4.1 Migration steps

To update your application code to run on STM32F3xx library, follow the steps listed below:

- Update the toolchain startup files:
 - a) Project files: device connections and Flash memory loader. These files are provided with the latest version of your toolchain that supports STM32F3xx devices. For more information, please refer to your toolchain documentation.
 - b) Linker configuration and vector table location files: these files are developed following the CMSIS standard and are included in the STM32F3xx library install package under the following directory: Libraries\CMSIS\Device\ST\STM32F3xx.
- 2. Add STM32F3xx library source files to the application sources:
 - a) Replace the *stm32f10x_conf.h* file of your application by *stm32f3xx_conf.h* provided in STM32F3xx library.
 - b) Replace the existing stm32f10x_it.c/stm32f10x_it.h files in your application by stm32f3xx_it.c/Stm32f3xx_it.h provided in STM32F3xx library.
- Update the part of your application code that uses the PWR, GPIO, FLASH, ADC and RTC drivers. Further details are provided in the next section.

Note:

The STM32F3xx library comes with a rich set of examples (around 76 in total) demonstrating how to use the different peripherals. They are located under Project\STM32F3xx_StdPeriph_Examples\.

4.2 RCC driver

4.2.1 System clock configuration

As presented in Section 3.4: Reset and clock controller (RCC) interface, the STM32F3 and STM32F1 series have the same clock sources and configuration procedures. However, there are some differences related to the product voltage range, PLL configuration, maximum frequency and Flash wait state configuration. Thanks to the CMSIS layer, these differences are hidden from the application code: only replace the system_stm32f10x.c file by system_stm32f3xx.c file. This file provides an implementation of SystemInit() function

57

used to configure the microcontroller system at start-up and before branching to the main() program.

Note:

For STM32F3xx, you can use the clock configuration tool, STM32F3xx_Clock_Configuration.xls, to generate a customized SystemInit() function depending on your application requirements. For more information, refer to AN4152 "Clock configuration tool for STM32F30xx microcontrollers" and to AN4132 Clock configuration tool for STM32F37xx microcontrollers".

4.2.2 Peripheral access configuration

As presented in Section 3.4: Reset and clock controller (RCC) interface, you need to call different functions to enable/disable the peripheral clock or enter/exit from reset mode.

As an example, GPIOA is mapped on AHB bus on STM32F3 series (APB2 bus on STM32F1 series). To enable its clock in the STM32F1 series, use

_AHBPeriphClockCmd(_AHBPeriph_GPIOA, ENABLE)

instead of:

_APB2PeriphClockCmd(_APB2Periph_GPIOA, ENABLE);

Refer to *Table 8* for the peripheral bus mapping changes between STM32F3 and STM32F1 series.

4.2.3 Peripheral clock configuration

Some STM32F3xx peripherals support dual clock features. The table below summarizes the clock sources for these IPs in comparison with STM32F10x peripherals.

Table 19. STM32F10x and STM32F3xx clock source API correspondence

| Peripherals | Source clock in STM32F10x | Source clock in STM32F3xx | |
|-------------|--|--|--|
| CEC | APB1 clock with prescaler | HSI/244: by default LSE APB clock: Clock for the digital interface (used for register read/write access). This clock is equal to the APB2 clock. | |
| I2C | APB1 clock | I2C can be clocked with: - System clock - HSI | |
| SPI/I2S | System clock | APB clock External clock for I2S clock source ⁽¹⁾ | |
| USART | - USART1 can be clocked by PCLK2 (72 MHz Max) - Other USARTs can be clocked by PCLK1 (36 MHz Max) | USART can be clocked with: - system clock - LSE clock - HSI clock - APB clock (PCLK) | |

^{1.} It is applicable only for STM32F30xx devices.



4.3 FLASH driver

The table below shows the FLASH driver API correspondence between STM32F10x and STM32F3xx Libraries. You can easily update your application code by replacing STM32F10x functions by the corresponding function in the STM32F3xx library.

The API compatibility has been maintained as much as possible. However legacy define statements are available within the Flash driver in case API or parameter names change.

Table 20. STM32F10x and STM32F3xx FLASH driver API correspondence

| | STM32F10x Flash driver API | STM32F3xx Flash driver API | |
|-------------------------|--|--|--|
| | void FLASH_SetLatency(uint32_t FLASH_Latency); | void FLASH_SetLatency(uint32_t FLASH_Latency); | |
| ration | void FLASH_PrefetchBufferCmd(uint32_t FLASH_PrefetchBuffer); | void FLASH_PrefetchBufferCmd(FunctionalState NewState); | |
| Interface configuration | void FLASH_HalfCycleAccessCmd(uint32_t FLASH_HalfCycleAccess); | void FLASH_HalfCycleAccessCmd(FunctionalState NewState); | |
| | void FLASH_Unlock(void); | void FLASH_Unlock(void); | |
| _ | void FLASH_Lock(void); | void FLASH_Lock(void); | |
| mming | FLASH_Status FLASH_ErasePage(uint32_t Page_Address); | FLASH_Status FLASH_ErasePage(uint32_t Page_Address); | |
| ogra | FLASH_Status FLASH_EraseAllPages(void); | FLASH_Status FLASH_EraseAllPages(void); | |
| Memory Programming | FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data); | FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data); | |
| ĕ | FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data); | FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data); | |



Table 20. STM32F10x and STM32F3xx FLASH driver API correspondence (continued)

| | STM32F10x Flash driver API | STM32F3xx Flash driver API | |
|-------------------------|---|---|--|
| | NA | void FLASH_OB_Unlock(void); | |
| | NA | void FLASH_OB_Lock(void); | |
| | FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data); | FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data); | |
| | FLASH_Status FLASH_EnableWriteProtection(uint32_t FLASH_Pages); | FLASH_Status FLASH_OB_EnableWRP(uint32_t OB_WRP); | |
| | FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState); | FLASH_Status FLASH_OB_RDPConfig(uint8_t OB_RDP); | |
| Option Byte Programming | FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY); | FLASH_Status FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY); | |
| Pro | NA | FLASH_Status FLASH_OB_Launch(void); | |
| Byte | NA | FLASH_Status FLASH_OB_WriteUser(uint8_t OB_USER); | |
| Option | NA | FLASH_Status FLASH_OB_BOOTConfig(uint8_t OB_BOOT1); | |
| | NA | FLASH_Status FLASH_OB_VDDAConfig(uint8_t OB_VDDA_ANALOG); | |
| | NA | FLASH_Status FLASH_OB_SRAMParityConfig(uint8_t OB_SRAM_Parity); | |
| | uint32_t FLASH_GetUserOptionByte(void); | uint8_t FLASH_OB_GetUser(void); | |
| | uint32_t FLASH_GetWriteProtectionOptionByte(void); | uint16_t FLASH_OB_GetWRP(void); | |
| | FlagStatus FLASH_GetReadOutProtectionStatus(void); | FlagStatus FLASH_OB_GetRDP(void); | |
| | FLASH_Status FLASH_EraseOptionBytes(void); | FLASH_Status FLASH_OB_Erase(void); | |



Table 20. STM32F10x and STM32F3xx FLASH driver API correspondence (continued)

| | STM32F10x Flash driver API | STM32F3xx Flash driver API | | | |
|----------------------|--|---|--|--|--|
| ent | FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG); | FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG); | | | |
| management | void FLASH_ClearFlag(uint32_t FLASH_FLAG); | void FLASH_ClearFlag(uint32_t FLASH_FLAG); | | | |
| | FLASH_Status FLASH_GetStatus(void); | FLASH_Status FLASH_GetStatus(void); | | | |
| Interrupts and flags | FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout); | FLASH_Status FLASH_WaitForLastOperation(void); | | | |
| | void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState); | void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState); | | | |
| Inte | FlagStatus FLASH_GetPrefetchBufferStatus(void); | NA | | | |
| Col | Color key: | | | | |
| | = New function | | | | |
| | = Same function, but API was changed = Function not available (NA) | | | | |
| | | | | | |

4.4 CRC driver

The table below shows the CRC driver API correspondence between STM32F10x and STM32F3xx Libraries.

Table 21. STM32F10x and STM32F3xx CRC driver API correspondence

| | STM32F10x CRC driver API | STM32F3xx CRC driver API |
|---------------|--------------------------|---|
| | NA | void CRC_DeInit(void); |
| | void CRC_ResetDR(void); | void CRC_ResetDR(void); |
| ion | NA | void CRC_PolynomialSizeSelect(uint32_t CRC_PolSize); |
| Configuration | NA | void CRC_ReverseInputDataSelect(uint32_t CRC_ReverseInputData); |
| | NA | void CRC_ReverseOutputDataCmd(FunctionalState NewState); |
| | NA | void CRC_SetPolynomial(uint32_t CRC_Pol); |
| | NA | void CRC_SetInitRegister(uint32_t CRC_InitValue); |

| | STM32F10x CRC driver API | STM32F3xx CRC driver API | |
|-------------|---|---|--|
| | uint32_t CRC_CalcCRC(uint32_t CRC_Data); | uint32_t CRC_CalcCRC(uint32_t CRC_Data); | |
| uo | NA | uint32_t CRC_CalcCRC16bits(uint16_t CRC_Data); | |
| utati | NA | uint32_t CRC_CalcCRC8bits(uint8_t CRC_Data); | |
| Computation | uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength); | uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength); | |
| | uint32_t CRC_GetCRC(void); | uint32_t CRC_GetCRC(void); | |
| SSE | void CRC_SetIDRegister(uint8_t CRC_IDValue); | void CRC_SetIDRegister(uint8_t CRC_IDValue); | |
| IDR access | uint8_t CRC_GetIDRegister(void); | uint8_t CRC_GetIDRegister(void); | |

Table 21. STM32F10x and STM32F3xx CRC driver API correspondence (continued)

Color key:



- = New function
- = Same function, but API was changed
- = Function not available (NA)

4.5 GPIO configuration update

This section explains how to update the configuration of the various GPIO modes when porting the application code from STM32F1 to STM32F3 series.

4.5.1 Output mode

The example below shows how to configure an I/O in output mode (for example to drive a LED) in STM32F1 series:

```
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_x;
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_xxMHz; /* 2, 10 or 50 MHz */
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
GPIO_Init(GPIOy, &GPIO_InitStructure);
```

In STM32F3 series, you have to update this code as follows:

```
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_x;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; /*Push-pull or open drain*/
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; /*None, Pull-up or pull-down*/
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_xxMHz; /* 10, 2 or 50MHz */
GPIO_Init(GPIOy, &GPIO_InitStructure);
```



4.5.2 Input mode

The example below shows how to configure an I/O in input mode (for example to be used as an EXTI line) in STM32F1 series:

```
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_x;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
GPIO_Init(GPIOy, &GPIO_InitStructure);
In STM32F3 series, you have to update this code as follows:
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_x;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL; /* None, Pull-up or pull-down */
GPIO_Init(GPIOy, &GPIO_InitStructure);
```

4.5.3 Analog mode

The example below shows how to configure an I/O in analog mode (for example, an ADC or DAC channel) in STM32F1 series:

```
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
GPIO_Init(GPIOy, &GPIO_InitStructure);
In STM32F3 series, you have to update this code as follows:
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_x ;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
GPIO_Init(GPIOy, &GPIO_InitStructure);
```

GPIO_InitStructure.GPIO_Pin = GPIO_Pin_x;

4.5.4 Alternate function mode

STM32F1 series

The configuration to use an I/O as an alternate function depends on the peripheral mode used; for example, the USART Tx pin should be configured as an alternate function push-pull while the USART Rx pin should be configured as an input floating or an input pull-up.

To optimize the number of peripheral I/O functions for different device packages, it is possible, by software, to remap some alternate functions to other pins. For example, the USART2_RX pin can be mapped on PA3 (default remap) or PD6 (by software remap).

STM32F3 series

Whatever the peripheral mode used, the I/O must be configured as an alternate function, then the system can use the I/O in the proper way (input or output).

The I/O pins are connected to on-board peripherals/modules through a multiplexer that allows only one peripheral alternate function to be connected to an I/O pin at a time. In this way, there can be no conflict between peripherals sharing the same I/O pin. Each I/O pin

has a multiplexer with sixteen alternate function inputs (AF0 to AF15) that can be configured through the GPIO_PinAFConfig () function:

- After reset, all I/Os are connected to the system's alternate function 0 (AF0)
- The peripherals' alternate functions are mapped by configuring AF0 to AF15.

In addition to this flexible I/O multiplexing architecture, each peripheral has alternate functions mapped onto different I/O pins to optimize the number of peripheral I/O functions for different device packages; for example, the USART2_RX pin can be mapped on PA3 or PA15 pin.

The configuration procedure is the following:

- Connect the pin to the desired peripherals' Alternate Function (AF) using GPIO_PinAFConfig() function
- 2. Use GPIO_Init() function to configure the I/O pin:
 - a) Configure the desired pin in alternate function mode using GPIO_InitStructure->GPIO_Mode = GPIO_Mode_AF;
 - b) Select the type, pull-up/pull-down and output speed via GPIO_PuPd, GPIO_OType and GPIO_Speed members

The example below shows how to remap USART2 Tx/Rx I/Os on PD5/PD6 pins in STM32F1 series:

```
/\star Enable APB2 interface clock for GPIOD and AFIO (AFIO peripheral is used
     to configure the I/Os software remapping) */
  _APB2PeriphClockCmd(_APB2Periph_GPIOD | _APB2Periph_AFIO, ENABLE);
/* Enable USART2 I/Os software remapping [(USART2_Tx,USART2_Rx):(PD5,PD6)]
  GPIO_PinRemapConfig(GPIO_Remap_USART2, ENABLE);
/* Configure USART2_Tx as alternate function push-pull */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(GPIOD, &GPIO_InitStructure);
/* Configure USART2_Rx as input floating */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
  GPIO_Init(GPIOD, &GPIO_InitStructure);
In STM32F3 series, update this code as follows:
  /* Enable GPIOA's AHB interface clock */
```

```
_AHBPeriphClockCmd(_AHBPeriph_GPIOA, ENABLE);

/* Select USART2 I/Os mapping on PA14/15 pins
[(USART2_TX,USART2_RX):(PA.14,PA.15)] */

/* Connect PA14 to USART2_Tx */
GPIO_PinAFConfig(GPIOA, GPIO_PinSource14, GPIO_AF_2);

/* Connect PA15 to USART2_Rx*/
GPIO_PinAFConfig(GPIOA, GPIO_PinSource15, GPIO_AF_2);

/* Configure USART2_Tx and USART2_Rx as alternate function */
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14 | GPIO_Pin_15;
```



```
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
GPIO_Init(GPIOA, &GPIO_InitStructure);
```

4.6 EXTI Line0

The example below shows how to configure the PA0 pin to be used as EXTI Line0 in STM32F1 series:

```
/* Enable APB interface clock for GPIOA and AFIO */
_APB2PeriphClockCmd(_APB2Periph_GPIOA | _APB2Periph_AFIO, ENABLE);

/* Configure PAO pin in input mode */
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
GPIO_Init(GPIOA, &GPIO_InitStructure);

/* Connect EXTI LineO to PAO pin */
GPIO_EXTILineConfig(GPIO_PortSourceGPIOA, GPIO_PinSourceO);

/* Configure EXTI lineO */
EXTI_InitStructure.EXTI_Line = EXTI_LineO;
EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
EXTI_InitStructure.EXTI_LineCmd = ENABLE;
EXTI_Init(&EXTI_InitStructure);
```

In STM32F3 series, the configuration of the EXTI line source pin is performed in the SYSCFG peripheral (instead of AFIO in STM32F1 series). As a result, the source code should be updated as follows:

```
/* Enable GPIOA's AHB interface clock */
_AHBPeriphClockCmd(_AHBPeriph_GPIOA, ENABLE);
/* Enable SYSCFG's APB interface clock */
_APB2PeriphClockCmd(_APB2Periph_SYSCFG, ENABLE);

/* Configure PAO pin in input mode */
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
GPIO_Init(GPIOA, &GPIO_InitStructure);

/* Connect EXTI LineO to PAO pin */
SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA, EXTI_PinSourceO);
/* Configure EXTI lineO */
```



```
EXTI_InitStructure.EXTI_Line = EXTI_Line0;
EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
EXTI_InitStructure.EXTI_LineCmd = ENABLE;
EXTI_Init(&EXTI_InitStructure);
```

4.7 NVIC interrupt configuration

This section explains how to configure the NVIC interrupts (IRQ).

STM32F1 series

In STM32F1 series, the NVIC supports:

- up to 68 interrupts (68 ex. Core IT
- A programmable priority level of 0-15 for each interrupt (4 bits of interrupt priority are used). A higher level corresponds to a lower priority; level 0 is the highest interrupt priority.
- Grouping of priority values into group priority and sub priority fields.
- Dynamic changing of priority levels.

The Cortex-M3 exceptions are managed by CMSIS functions:

• Enabling and configuration of the preemption priority and sub priority of the selected IRQ channels according to the Priority grouping configuration.

STM32F3 series

In STM32F3 series, the NVIC supports:

- Up to 66 interrupts
- 16 programmable priority levels.
- The priority level of an interrupt should not be changed after it is enabled.

The Cortex-M4 exceptions are managed by CMSIS functions:

• Enabling and configuration of the priority of the selected IRQ channels. The priority ranges between 0 and 15. Lower priority values give a higher priority.

The table below gives the MISC driver API correspondence between STM32F10x and STM32F3xx Libraries.

Table 22. STM32F10x and STM32F3xx MISC driver API correspondence

| STM32F10x MISC Driver API | STM32F3xx MISC Driver API | |
|---|---|--|
| void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct); | void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct); | |
| void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState); | void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState); | |
| void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource); | void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource); | |



Table 22. STM32F10x and STM32F3xx MISC driver API correspondence (continued)

| STM32F10x MISC Driver API | STM32F3xx MISC Driver API |
|---|---|
| | NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup); |
| void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset); | void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset); |

4.8 ADC configuration

The STM32F10x and STM32F37x ADC peripherals are similar. The STM32F30xx devices feature a new ADC.

The table below describes the difference between STM32F10x functions and STM32F3xx libraries.



Table 23. STM32F10x and STM32F3xx ADC driver API correspondence

| | STM32F10x ADC driver API | STM32F37x ADC driver API | STM32F30x ADC driver API |
|----------------------------------|--|--|--|
| | void ADC_DeInit(ADC_TypeDef* ADCx); | void ADC_DeInit(ADC_TypeDef* ADCx); | void ADC_DeInit(ADC_TypeDef* ADCx); |
| | void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct); | void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct); | void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct); |
| | void ADC_StructInit(ADC_InitTypeDef * ADC_InitStruct); | void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct); | void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct); |
| | NA | NA | void ADC_InjectedInit(ADC_TypeDef* ADCx, ADC_InjectedInitTypeDef* ADC_InjectedInitStruct); |
| guration | NA | NA | void ADC_InjectedStructInit(ADC_Inject edInitTypeDef* ADC_InjectedInitStruct); |
| Initialization and Configuration | NA | NA | void ADC_CommonInit(ADC_TypeDef* ADCx, ADC_CommonInitTypeDef* ADC_CommonInitStruct); |
| Initializatio | NA | NA | void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct); |
| | void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState); | void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState); | void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState); |
| | void ADC_StartCalibration(ADC_Type Def* ADCx); | void ADC_StartCalibration(ADC_TypeD ef* ADCx); | void ADC_StartCalibration(ADC_TypeD ef* ADCx); |
| | NA | NA | uint32_t ADC_GetCalibrationValue(ADC_Ty peDef* ADCx); |
| | NA | NA | void ADC_SetCalibrationValue(ADC_Ty peDef* ADCx, uint32_t ADC_Calibration); |



Table 23. STM32F10x and STM32F3xx ADC driver API correspondence (continued)

| | STM32F10x ADC driver API | STM32F37x ADC driver API | STM32F30x ADC driver API |
|----------------------------------|--|--|---|
| | NA | NA | void ADC_SelectCalibrationMode(ADC_ TypeDef* ADCx, uint32_t ADC_CalibrationMode); |
| | FlagStatus ADC_GetCalibrationStatus(ADC_ TypeDef* ADCx); | FlagStatus ADC_GetCalibrationStatus(ADC_Ty peDef* ADCx); | FlagStatus ADC_GetCalibrationStatus(ADC_Ty peDef* ADCx); |
| | NA | NA | void ADC_DisableCmd(ADC_TypeDef* ADCx); |
| | | | |
| | | | |
| ıtion | | | |
| Configura | NA | NA | FlagStatus ADC_GetDisableCmdStatus(ADC_ TypeDef* ADCx); |
| Initialization and Configuration | NA | NA | void ADC_VoltageRegulatorCmd(ADC_ TypeDef* ADCx, FunctionalState NewState); |
| Initiali | NA | NA | void ADC_SelectDifferentialMode(ADC_ TypeDef* ADCx, uint8_t ADC_Channel, FunctionalState NewState); |
| | NA | NA | void ADC_SelectQueueOfContextMode(ADC_TypeDef* ADCx, FunctionalState NewState); |
| | NA | NA | void ADC_AutoDelayCmd(ADC_TypeDe f* ADCx, FunctionalState NewState); |
| | void ADC_ResetCalibration(ADC_Typ eDef* ADCx); | void ADC_ResetCalibration(ADC_Type Def* ADCx); | NA |



Table 23. STM32F10x and STM32F3xx ADC driver API correspondence (continued)

| | STM32F10x ADC driver API | STM32F37x ADC driver API | STM32F30x ADC driver API |
|-------------------------------|---|---|--|
| Analog Watchdog configuration | void ADC_AnalogWatchdogCmd(ADC _TypeDef* ADCx, uint32_t ADC_AnalogWatchdog); | void ADC_AnalogWatchdogCmd(ADC_ TypeDef* ADCx, uint32_t ADC_AnalogWatchdog); | void ADC_AnalogWatchdogCmd(ADC_ TypeDef* ADCx, uint32_t ADC_AnalogWatchdog); |
| | void ADC_AnalogWatchdogThreshold sConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold, uint16_t LowThreshold); | void ADC_AnalogWatchdogThresholdsC onfig(ADC_TypeDef* ADCx, uint16_t HighThreshold, uint16_t LowThreshold); | void ADC_AnalogWatchdog1Thresholds Config(ADC_TypeDef* ADCx, uint16_t HighThreshold, uint16_t LowThreshold); |
| | | | void ADC_AnalogWatchdog2Thresholds Config(ADC_TypeDef* ADCx, uint8_t HighThreshold, uint8_t LowThreshold); |
| | | | void ADC_AnalogWatchdog3Thresholds Config(ADC_TypeDef* ADCx, uint8_t HighThreshold, uint8_t LowThreshold); |
| | | | void ADC_AnalogWatchdog1SingleCha nnelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel); |
| | void ADC_AnalogWatchdogSingleCha nnelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel); | void ADC_AnalogWatchdogSingleChan nelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel); | void ADC_AnalogWatchdog2SingleCha nnelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel); |
| | | | void ADC_AnalogWatchdog3SingleCha nnelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel); |



Table 23. STM32F10x and STM32F3xx ADC driver API correspondence (continued)

| | STM32F10x ADC driver API | STM32F37x ADC driver API | STM32F30x ADC driver API |
|--------------------------------------|---|---|---|
| nent | void ADC_TempSensorVrefintCmd(FunctionalState NewState); | void ADC_TempSensorVrefintCmd(Func tionalState NewState); | void ADC_TempSensorCmd(ADC_Type Def* ADCx, FunctionalState NewState); |
| management | NA | NA | void ADC_VrefintCmd(ADC_TypeDef* ADCx, FunctionalState NewState); |
| Temperature Sensor, Vrefint and VBAT | NA | NA | void ADC_VbatCmd(ADC_TypeDef* ADCx, FunctionalState NewState); |




Table 23. STM32F10x and STM32F3xx ADC driver API correspondence (continued)

| | STM32F10x ADC driver API STM32F37x ADC driver API | | STM32F30x ADC driver API |
|------------------|---|---|---|
| | void ADC_RegularChannelConfig(AD C_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime); | void ADC_RegularChannelConfig(ADC_ TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime); | void ADC_RegularChannelConfig(ADC_ TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime); |
| | NA | NA | void ADC_RegularChannelSequencerLe ngthConfig(ADC_TypeDef* ADCx, uint8_t SequencerLength); |
| Regular Channels | void ADC_ExternalTrigConvCmd(ADC _TypeDef* ADCx, FunctionalState NewState); | void ADC_ExternalTrigConvCmd(ADC_ TypeDef* ADCx, FunctionalState NewState); | void ADC_ExternalTriggerConfig(ADC_ TypeDef* ADCx, uint16_t ADC_ExternalTrigConvEvent, uint16_t ADC_ExternalTrigEventEdge); |
| Regula | void ADC_SoftwareStartConv(ADC_T ypeDef* ADCx); | void ADC_SoftwareStartConv(ADC_Typ eDef* ADCx); | void ADC_StartConversion(ADC_TypeD ef* ADCx); |
| | FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx); | FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx); | FlagStatus ADC_GetStartConversionStatus(ADC_TypeDef* ADCx); |
| | NA | NA | void ADC_StopConversion(ADC_TypeD ef* ADCx); |
| | void ADC_DiscModeChannelCountCo nfig(ADC_TypeDef* ADCx, uint8_t Number); | void ADC_DiscModeChannelCountConfi g(ADC_TypeDef* ADCx, uint8_t Number); | void ADC_DiscModeChannelCountConfi g(ADC_TypeDef* ADCx, uint8_t Number); |



Table 23. STM32F10x and STM32F3xx ADC driver API correspondence (continued)

| | STM32F10x ADC driver API | STM32F37x ADC driver API | STM32F30x ADC driver API |
|------------------|---|---|---|
| | void ADC_DiscModeCmd(ADC_Type Def* ADCx, FunctionalState NewState); | void ADC_DiscModeCmd(ADC_TypeDe f* ADCx, FunctionalState NewState); | void ADC_DiscModeCmd(ADC_TypeDe f* ADCx, FunctionalState NewState); |
| | uint16_t ADC_GetConversionValue(ADC_ TypeDef* ADCx); | uint16_t ADC_GetConversionValue(ADC_Ty peDef* ADCx); | uint16_t ADC_GetConversionValue(ADC_Ty peDef* ADCx); |
| | uint32_t ADC_GetDualModeConversionV alue(void); | Not supported by STM32F37xx | uint32_t ADC_GetDualModeConversionValu e(ADC_TypeDef* ADCx); |
| | NA | NA | void ADC_SetChannelOffset1(ADC_Typ eDef* ADCx, uint8_t ADC_Channel, uint16_t Offset); |
| | NA | NA | void ADC_SetChannelOffset2(ADC_Typ eDef* ADCx, uint8_t ADC_Channel, uint16_t Offset); |
| Regular Channels | NA | NA | void ADC_SetChannelOffset3(ADC_Typ eDef* ADCx, uint8_t ADC_Channel, uint16_t Offset); |
| Regul | NA | NA | void ADC_SetChannelOffset4(ADC_Typ eDef* ADCx, uint8_t ADC_Channel, uint16_t Offset); |
| | NA | NA | void ADC_ChannelOffset1Cmd(ADC_Ty peDef* ADCx, FunctionalState NewState); |
| | NA | NA | void ADC_ChannelOffset2Cmd(ADC_Ty peDef* ADCx, FunctionalState NewState); |
| | NA | NA | void ADC_ChannelOffset3Cmd(ADC_Ty peDef* ADCx, FunctionalState NewState); |
| | NA | NA | void ADC_ChannelOffset4Cmd(ADC_Ty peDef* ADCx, FunctionalState NewState); |




Table 23. STM32F10x and STM32F3xx ADC driver API correspondence (continued)

| | STM32F10x ADC driver API | STM32F37x ADC driver API | STM32F30x ADC driver API |
|------------------------------------|---|---|---|
| ation | void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState); | void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState); | void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState); |
| Regular Channels DMA configuration | NA | NA | void ADC_DMAConfig(ADC_TypeDef* ADCx, uint32_t ADC_DMAMode); |



Table 23. STM32F10x and STM32F3xx ADC driver API correspondence (continued)

| | STM32F10x ADC driver API STM32F37x ADC driver AP | | STM32F30x ADC driver API |
|---------------------------------|--|--|--|
| | void ADC_InjectedChannelConfig(AD C_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime); | void ADC_InjectedChannelConfig(ADC_ TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime); | NA |
| | void ADC_InjectedSequencerLengthC onfig(ADC_TypeDef* ADCx, uint8_t SequencerLength); | void ADC_InjectedSequencerLengthCon fig(ADC_TypeDef* ADCx, uint8_t SequencerLength); | NA |
| | void ADC_ExternalTrigInjectedConvC onfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv); | void ADC_ExternalTrigInjectedConvCon fig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv); | NA |
| figuration | void ADC_SoftwareStartInjectedConv Cmd(ADC_TypeDef* ADCx, FunctionalState NewState); | void ADC_SoftwareStartInjectedConvC md(ADC_TypeDef* ADCx, FunctionalState NewState); | void ADC_StartInjectedConversion(ADC _TypeDef* ADCx); |
| Injected channels Configuration | FlagStatus ADC_GetSoftwareStartInjectedC onvCmdStatus(ADC_TypeDef* ADCx); | FlagStatus ADC_GetSoftwareStartInjectedCon vCmdStatus(ADC_TypeDef* ADCx); | FlagStatus ADC_GetStartInjectedConversionSt atus(ADC_TypeDef* ADCx); |
| Injected ch | ADC_InjectedChannelSampleTim eConfig(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint8_t ADC_SampleTime); | NA | ADC_InjectedChannelSampleTime Config(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint8_t ADC_SampleTime); |
| | NA | NA | void ADC_StopInjectedConversion(ADC _TypeDef* ADCx); |
| | ADC_AutoInjectedConvCmd(AD C_TypeDef* ADCx, FunctionalState NewState); | ADC_AutoInjectedConvCmd(ADC_ TypeDef* ADCx, FunctionalState NewState); | ADC_AutoInjectedConvCmd(ADC_ TypeDef* ADCx, FunctionalState NewState); |
| | void ADC_InjectedDiscModeCmd(AD C_TypeDef* ADCx, FunctionalState NewState); | void ADC_InjectedDiscModeCmd(ADC_ TypeDef* ADCx, FunctionalState NewState); | void ADC_InjectedDiscModeCmd(ADC_ TypeDef* ADCx, FunctionalState NewState); |
| | uint16_t ADC_GetInjectedConversionValu e(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel); | uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel); | uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel); |




Table 23. STM32F10x and STM32F3xx ADC driver API correspondence (continued)

| | STM32F10x ADC driver API | STM32F37x ADC driver API | STM32F30x ADC driver API | |
|---------------------------------|--|--|--|--|
| ADC Dual mode configuration | NA | NA | FlagStatus ADC_GetCommonFlagStatus(ADC _TypeDef* ADCx, uint32_t ADC_FLAG); | |
| | NA | NA | void ADC_ClearCommonFlag(ADC_Typ eDef* ADCx, uint32_t ADC_FLAG); | |
| | void ADC_ITConfig(ADC_TypeDef* ADCx, uint32_t ADC_IT, FunctionalState NewState); | void ADC_ITConfig(ADC_TypeDef* ADCx, uint32_t ADC_IT, FunctionalState NewState); | void ADC_ITConfig(ADC_TypeDef* ADCx, uint32_t ADC_IT, FunctionalState NewState); | |
| nent | FlagStatus ADC_GetFlagStatus(ADC_TypeD ef* ADCx, uint8_t ADC_FLAG); | FlagStatus ADC_GetFlagStatus(ADC_TypeDef * ADCx, uint8_t ADC_FLAG); | FlagStatus ADC_GetFlagStatus(ADC_TypeDef * ADCx, uint8_t ADC_FLAG); | |
| Interrupts and flags management | void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG); | void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG); | void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG); | |
| and flags | ITStatus ADC_GetITStatus(ADC_TypeDef * ADCx, uint16_t ADC_IT); | ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT); | ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT); | |
| terrupts a | void ADC_ClearITPendingBit(ADC_Ty peDef* ADCx, uint16_t ADC_IT); | void ADC_ClearITPendingBit(ADC_Typ eDef* ADCx, uint16_t ADC_IT); | void ADC_ClearITPendingBit(ADC_Typ eDef* ADCx, uint16_t ADC_IT); | |
| <u>n</u> | FlagStatus ADC_GetCalibrationStatus(ADC_ TypeDef* ADCx); | FlagStatus ADC_GetCalibrationStatus(ADC_Ty peDef* ADCx); | NA | |
| | | FlagStatus ADC_GetResetCalibrationStatus(A DC_TypeDef* ADCx); | NA | |
| | Out and the | | | |
| Color key: = New function | | | | |
| | = Same function, but API was | changed | | |
| | = Function not available (NA) | | | |

This section gives an example of how to port existing code from STM32F1 series to STM32F3 series.

The example below shows how to configure the ADC1 to convert continuously channel 14 in STM32F1 series:

```
/* ADCCLK = PCLK2/4 */
  _ADCCLKConfig(_PCLK2_Div4);
  /* Enable ADC's APB interface clock */
  _APB2PeriphClockCmd(_APB2Periph_ADC1, ENABLE);
  /* Configure ADC1 to convert continously channel14 */
 ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 ADC_InitStructure.ADC_ScanConvMode = ENABLE;
 ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 ADC_InitStructure.ADC_NbrOfChannel = 1;
 ADC_Init(ADC1, &ADC_InitStructure);
  /* ADC1 regular channel14 configuration */
 ADC_RegularChannelConfig(ADC1, ADC_Channel_14, 1,
ADC_SampleTime_55Cycles5);
  /* Enable ADC1's DMA interface */
 ADC_DMACmd(ADC1, ENABLE);
  /* Enable ADC1 */
 ADC_Cmd(ADC1, ENABLE);
  /* Enable ADC1 reset calibration register */
 ADC_ResetCalibration(ADC1);
  /* Check the end of ADC1 reset calibration register */
 while(ADC_GetResetCalibrationStatus(ADC1));
  /* Start ADC1 calibration */
 ADC_StartCalibration(ADC1);
  /* Check the end of ADC1 calibration */
 while(ADC_GetCalibrationStatus(ADC1));
  /* Start ADC1 Software Conversion */
 ADC_SoftwareStartConvCmd(ADC1, ENABLE);
In F30 series, you have to update this code as follows:
/* Configure the ADC clock */
```



```
RCC_ADCCLKConfig(RCC_ADC12PLLCLK_Div2);
  /* Enable ADC1 clock */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ADC12, ENABLE);
ADC_StructInit(&ADC_InitStructure);
  /* Calibration procedure */
 ADC_VoltageRegulatorCmd(ADC1, ENABLE);
 ADC_SelectCalibrationMode(ADC1, ADC_CalibrationMode_Single);
 ADC_StartCalibration(ADC1);
 while(ADC_GetCalibrationStatus(ADC1) != RESET );
 calibration_value = ADC_GetCalibrationValue(ADC1);
ADC_CommonInitStructure.ADC_Mode = ADC_Mode_Independent;
  ADC_CommonInitStructure.ADC_Clock = ADC_Clock_AsynClkMode;
 ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 ADC_CommonInitStructure.ADC_DMAMode = ADC_DMAMode_OneShot;
 ADC_CommonInitStructure.ADC_TwoSamplingDelay = 0;
 ADC_CommonInit(ADC1, &ADC_CommonInitStructure);
 ADC_InitStructure.ADC_ContinuousConvMode = ADC_ContinuousConvMode_Enable;
 ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 ADC_InitStructure.ADC_ExternalTrigConvEvent =
ADC_ExternalTrigConvEvent_0;
  ADC_InitStructure.ADC_ExternalTrigEventEdge =
ADC_ExternalTrigEventEdge_None;
 ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 ADC_InitStructure.ADC_OverrunMode = ADC_OverrunMode_Disable;
 ADC_InitStructure.ADC_AutoInjMode = ADC_AutoInjec_Disable;
 ADC_InitStructure.ADC_NbrOfRegChannel = 1;
 ADC_Init(ADC1, &ADC_InitStructure);
  /* ADC1 regular channel14 configuration */
 ADC_RegularChannelConfig(ADC1, ADC_Channel_14, 1,
ADC_SampleTime_7Cycles5);
  /* Enable ADC1 */
 ADC_Cmd(ADC1, ENABLE);
  /* wait for ADRDY */
 while(!ADC_GetFlagStatus(ADC1, ADC_FLAG_RDY));
 /* Start ADC1 Software Conversion */
```



```
ADC_StartConversion(ADC1);

/* Infinite loop */
while (1)
{
    /* Test EOC flag */
    while(ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == RESET);

    /* Get ADC1 converted data */
    ADC1ConvertedValue =ADC_GetConversionValue(ADC1);
}
```

4.9 DAC driver

The table below describes the difference between STM32F10x functions and STM32F3xx libraries.

Table 24. STM32F10x and STM32F3xx DAC driver API correspondence

| | STM32F10x DAC driver API | STM32F3xx DAC driver API |
|----------------|--|---|
| | void DAC_DeInit(void); | void DAC_DeInit(DAC_TypeDef* DACx); |
| | void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct); | void DAC_Init(DAC_TypeDef* DACx, uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct); |
| | void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct); | void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct); |
| | void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState); | void DAC_Cmd(DAC_TypeDef* DACx, uint32_t DAC_Channel, FunctionalState NewState); |
| | void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState); | void DAC_SoftwareTriggerCmd(DAC_TypeDef* DACx, uint32_t DAC_Channel, FunctionalState NewState); |
| | DAC_DualSoftwareTriggerCmd(FunctionalState NewState); | void DAC_DualSoftwareTriggerCmd(DAC_TypeDef* DACx, FunctionalState NewState); |
| Configuration | void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState); | void DAC_WaveGenerationCmd(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState); |
| Conf | void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data); | void DAC_SetChannel1Data(DAC_TypeDef* DACx, uint32_t DAC_Align, uint16_t Data); |
| | void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data); | void DAC_SetChannel2Data(DAC_TypeDef* DACx, uint32_t DAC_Align, uint16_t Data); |
| | void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1); | void DAC_SetDualChannelData(DAC_TypeDef* DACx, uint32_t DAC_Align, uint16_t Data2, uint16_t Data1); |
| | uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel); | uint16_t DAC_GetDataOutputValue(DAC_TypeDef* DACx, uint32_t DAC_Channel); |
| | NA | void DAC_DualSoftwareTriggerCmd(DAC_TypeDef* DACx, FunctionalState NewState) |
| | NA | void DAC_WaveGenerationCmd(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState); |
| DMA management | void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState); | void DAC_DMACmd(DAC_TypeDef* DACx, uint32_t DAC_Channel, FunctionalState NewState); |
| DMA | | |



STM32F10x DAC driver API STM32F3xx DAC driver API void DAC_ITConfig(DAC_TypeDef* DACx, uint32_t void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState Interrupts and flags management DAC_IT, FunctionalState NewState);(1) NewState); FlagStatus DAC GetFlagStatus(DAC TypeDef* FlagStatus DAC_GetFlagStatus(uint32_t DACx, uint32 t DAC Channel, uint32 t DAC_Channel, uint32_t DAC_FLAG);(1) DAC_FLAG); void DAC_ClearFlag(uint32_t DAC_Channel, void DAC_ClearFlag(DAC_TypeDef* DACx, uint32_t uint32_t DAC_FLAG);(1) DAC_Channel, uint32_t DAC_FLAG); ITStatus DAC_GetITStatus(uint32_t DAC_Channel, ITStatus DAC_GetITStatus(DAC_TypeDef* DACx, uint32_t DAC_IT);(1) uint32_t DAC_Channel, uint32_t DAC_IT);

Table 24. STM32F10x and STM32F3xx DAC driver API correspondence (continued)

4.10 **PWR** driver

void DAC_ClearITPendingBit(uint32_t

DAC_Channel, uint32_t DAC_IT);⁽¹⁾

The table below presents the PWR driver API correspondence between STM32F10x and STM32F3xx Libraries. You can easily update your application code by replacing STM32F10x functions by the corresponding function in the STM32F3xx library.

void DAC_ClearITPendingBit(DAC_TypeDef* DACx,

uint32_t DAC_Channel, uint32_t DAC_IT);

Table 25. STM32F10x and STM32F3xx PWR driver API correspondence

| | STM32F10x PWR driver API | STM32F3xx PWR driver API |
|-------------------------|---|---|
| ıration | void PWR_DeInit(void); | void PWR_DeInit(void); |
| Interface configuration | void PWR_BackupAccessCmd(FunctionalState NewState); | void PWR_BackupAccessCmd(FunctionalState NewState); |
| Q | void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel); | void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel); |
| PVD | void PWR_PVDCmd(FunctionalState NewState); | void PWR_PVDCmd(FunctionalState NewState); |
| Wakeup | void PWR_WakeUpPinCmd(FunctionalState NewState); | void PWR_WakeUpPinCmd(uint32_t PWR_WakeUpPin, FunctionalState NewState); ⁽¹⁾ |

These functions exist only on STM32F10X_LD_VL, STM32F10X_MD_VL, and STM32F10X_HD_VL devices.

Table 25. STM32F10x and STM32F3xx PWR driver API correspondence (continued)

| | STM32F10x PWR driver API | STM32F3xx PWR driver API | |
|------------------|--|--|--|
| ent | NA | void PWR_EnterSleepMode(uint8_t PWR_SLEEPEntry); | |
| Power Management | void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry); | void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry); | |
| Power | void PWR_EnterSTANDBYMode(void); | void PWR_EnterSTANDBYMode(void); | |
| ement | FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG); | FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG); | |
| FLAG management | void PWR_ClearFlag(uint32_t PWR_FLAG); | void PWR_ClearFlag(uint32_t PWR_FLAG); | |
| Co | lor key: | | |
| | = New function | | |
| | = Same function, but API was changed | | |
| | = Function not available (NA) | | |
| | | | |

^{1.} Additional Wake-up pins are available on STM32F3 series.

4.11 Backup data registers

In STM32F1 series, the Backup data registers are managed through the BKP peripheral, while in STM32F3 series they are a part of the RTC peripheral (there is no BKP peripheral).

The example below shows how to write to/read from Backup data registers in STM32F1 series:

```
uint16_t BKPdata = 0;
...

/* Enable APB2 interface clock for PWR and BKP */
   _APB1PeriphClockCmd(_APB1Periph_PWR | _APB1Periph_BKP, ENABLE);

/* Enable write access to Backup domain */
   PWR_BackupAccessCmd(ENABLE);

/* Write data to Backup data register 1 */
```



```
BKP_WriteBackupRegister(BKP_DR1, 0x3210);

/* Read data from Backup data register 1 */
BKPdata = BKP_ReadBackupRegister(BKP_DR1);

In STM32F3 series, you have to update this code as follows:

uint16_t BKPdata = 0;

...

/* PWR Clock Enable */
_APB1PeriphClockCmd(_APB1Periph_PWR, ENABLE);

/* Enable write access to RTC domain */
PWR_RTCAccessCmd(ENABLE);

/* Write data to Backup data register 1 */
RTC_WriteBackupRegister(RTC_BKP_DR1, 0x3220);

/* Read data from Backup data register 1 */
BKPdata = RTC_ReadBackupRegister(RTC_BKP_DR1);
```

The main changes in the source code in STM32F3 series versus STM32F1 series are described below:

- There is no BKP peripheral
- Write to/read from Backup data registers are performed through the RTC driver
- Backup data registers naming changed from BKP_DRx to RTC_BKP_DRx, and numbering starts from 0 instead of 1.

4.12 CEC application code

You can easily update your CEC application code by replacing STM32F10x functions by the corresponding function of the STM32F3xx library.

The table below presents the CEC driver API correspondence between STM32F10x and STM32F37x Libraries.

Table 26. STM32F10x and STM32F37x CEC driver API correspondence

| | STM32F10x CEC driver API | STM32F37x CEC driver API |
|-------------------------------|---|---|
| | void CEC_DeInit(void); | void CEC_DeInit(void); |
| | void CEC_Init(CEC_InitTypeDef* CEC_InitStruct); | void CEC_Init(CEC_InitTypeDef* CEC_InitStruct); |
| ıtion | NA | void CEC_StructInit(CEC_InitTypeDef* CEC_InitStruct); |
| gura | void CEC_Cmd(FunctionalState NewState); | void CEC_Cmd(FunctionalState NewState); |
| onfi | NA | void CEC_ListenModeCmd(FunctionalState NewState); |
| Interface Configuration | void CEC_OwnAddressConfig(uint8_t CEC_OwnAddress); | void CEC_OwnAddressConfig(uint8_t CEC_OwnAddress); |
| Inter | NA | void CEC_OwnAddressClear(void); |
| | void CEC_SetPrescaler(uint16_t CEC_Prescaler); | NA |
| | void CEC_SendDataByte(uint8_t Data); | void CEC_SendData(uint8_t Data); |
| ers | uint8_t CEC_ReceiveDataByte(void); | uint8_t CEC_ReceiveData(void); |
| ansf | void CEC_StartOfMessage(void); | void CEC_StartOfMessage(void); |
| DATA Transfers | void CEC_EndOfMessageCmd(FunctionalState NewState); | void CEC_EndOfMessage(void); |
| ent | void CEC_ITConfig(FunctionalState NewState) | void CEC_ITConfig(uint16_t CEC_IT, FunctionalState NewState); |
| ınagem | FlagStatus CEC_GetFlagStatus(uint32_t CEC_FLAG); | FlagStatus CEC_GetFlagStatus(uint16_t CEC_FLAG); |
| ag ma | void CEC_ClearFlag(uint32_t CEC_FLAG) | void CEC_ClearFlag(uint32_t CEC_FLAG); |
| Ind Fl | ITStatus CEC_GetITStatus(uint8_t CEC_IT) | ITStatus CEC_GetITStatus(uint16_t CEC_IT); |
| Interrupt and Flag management | void CEC_ClearITPendingBit(uint16_t CEC_IT) | void CEC_ClearITPendingBit(uint16_t CEC_IT); |
| (| Color key: | |
| | = New function | |
| ļ | = Same function, but API was changed | |
| | = Function not available (NA) | |



The main changes in the source code/procedure in STM32F3 series versus STM32F1 series are described below:

- Dual Clock Source (Refer to section for more details).
- No Prescaler feature configuration.
- It supports more than one address (multiple addressing).
- Each event flag has an associate enable control bit to generate the adequate interrupt.
- In the CEC structure definition, seven fields should be initialized.

The example below shows how to configure the CEC STM32F1 series:

```
/* Configure the CEC peripheral */
    CEC_InitStructure.CEC_BitTimingMode = CEC_BitTimingStdMode;
    CEC_InitStructure.CEC_BitPeriodMode = CEC_BitPeriodStdMode;
    CEC_Init(&CEC_InitStructure);
```

In F37 series, you have to update this code as follows:

```
/* Configure CEC */
    CEC_InitStructure.CEC_SignalFreeTime = CEC_SignalFreeTime_Standard;
    CEC_InitStructure.CEC_RxTolerance = CEC_RxTolerance_Standard;
    CEC_InitStructure.CEC_StopReception = CEC_StopReception_Off;
    CEC_InitStructure.CEC_BitRisingError = CEC_BitRisingError_Off;
    CEC_InitStructure.CEC_LongBitPeriodError = CEC_LongBitPeriodError_Off;
    CEC_InitStructure.CEC_BRDNoGen = CEC_BRDNoGen_Off;
    CEC_InitStructure.CEC_SFTOption = CEC_SFTOption_Off;
    CEC_Init(&CEC_InitStructure);
```

4.13 I2C driver

STM32F3xx devices incorporate new I2C features. The table below presents the I2C driver API correspondence between STM32F10x and STM32F3xx Libraries. Update your application code by replacing STM32F10x functions by the corresponding functions of the STM32F3xx library.

Table 27. STM32F10x and STM32F3xx I2C driver API correspondence

| | STM32F10x I2C Driver API | STM32F3xx I2C Driver API |
|----------------------------------|--|--|
| | void I2C_DeInit(I2C_TypeDef* I2Cx); | void I2C_DeInit(I2C_TypeDef* I2Cx); |
| | void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct); | void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct); |
| | void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct); | void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct); |
| | void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState); | void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| | void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); | void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| | void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState); | void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState); |
| Initialization and Configuration | void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); | void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| Config | NA | void I2C_StopModeCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| on and | void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); | void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| alizatic | void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address); | void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Mask); |
| Initi | void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); | void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| | NA | void I2C_SlaveByteControlCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| | NA | void I2C_SlaveAddressConfig(I2C_TypeDef* I2Cx, uint16_t Address); |
| | NA | void I2C_10BitAddressingModeCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| | void I2C_NACKPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_NACKPosition); | NA |
| | void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); | NA |



Table 27. STM32F10x and STM32F3xx I2C driver API correspondence (continued)

| | STM32F10x I2C Driver API | STM32F3xx I2C Driver API |
|-------------------------|---|---|
| | NA | void I2C_AutoEndCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| | NA | void I2C_ReloadCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| | NA | void I2C_NumberOfBytesConfig(I2C_TypeDef* I2Cx, uint8_t Number_Bytes); |
| | NA | void I2C_MasterRequestConfig(I2C_TypeDef* I2Cx, uint16_t I2C_Direction); |
| ing | void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState); | void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| Communications handling | void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState); | void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| cations | NA | void I2C_10BitAddressHeaderCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| nmuni | void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState); | void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| So | NA | uint8_t I2C_GetAddressMatched(I2C_TypeDef* I2Cx); |
| | NA | uint16_t I2C_GetTransferDirection(I2C_TypeDef* I2Cx); |
| | NA | void I2C_TransferHandling(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Number_Bytes, uint32_t ReloadEndMode, uint32_t StartStopMode); |
| | ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT) | NA |
| | void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction) | NA |



Table 27. STM32F10x and STM32F3xx I2C driver API correspondence (continued)

| | STM32F10x I2C Driver API | STM32F3xx I2C Driver API |
|------------------|---|--|
| | void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert); | void I2C_SMBusAlertCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| | NA | void I2C_ClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| ŧ | NA | void I2C_ExtendedClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| ageme | NA | void I2C_IdleClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| SMBUS management | NA | void I2C_TimeoutAConfig(I2C_TypeDef* I2Cx, uint16_t Timeout); |
| SMBU | NA | void I2C_TimeoutBConfig(I2C_TypeDef* I2Cx, uint16_t Timeout); |
| | void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState); | void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| | NA | void I2C_PECRequestCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); |
| | uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx); | uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx); |
| | uint32_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register); | uint32_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register); |
| sfers | void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data); | void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data); |
| Data transfers | uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx); | uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx); |
| | void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState); | void I2C_DMACmd(I2C_TypeDef* I2Cx, uint32_t I2C_DMAReq, FunctionalState NewState); |
| DMA management | void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); | NA |



Table 27. STM32F10x and STM32F3xx I2C driver API correspondence (continued)

| | STM32F10x I2C Driver API | STM32F3xx I2C Driver API | | |
|---------------------------------|---|---|--|--|
| ment | FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG); | FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG); | | |
| | void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG); | void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG); | | |
| nanage | ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT); | ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT); | | |
| Interrupts and flags management | void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT); | void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT); | | |
| Color key: | | | | |
| | = New function | | | |
| | = Same function, but API was changed | | | |
| | = Function not available (NA) | | | |
| | | | | |

Though some API functions are identical in STM32F1 and STM32F3 devices, in most cases the application code needs to be rewritten when migrating from STM32F1 to STM32F3. However, STMicroelectronics provides an "I2C Communication peripheral application library (CPAL)", which allows to move seamlessly from STM32F1 to STM32F3: the user needs to modify only few settings without any changes on the application code. For more details about STM32F1 I2C CPAL, please refer to UM1029. For STM32F3, the I2C CPAL is provided within the Standard Peripherals Library package.

4.14 SPI driver

The STM32F3xx SPI includes some new features as compared with STM32F10x SPI. *Table 28* presents the SPI driver API correspondence between STM32F10x and STM32F3xx Libraries.

Table 28. STM32F10x and STM32F3xx SPI driver API correspondence

| | STM32F10x SPI driver API | STM32F3xx SPI driver API |
|----------------------------------|--|---|
| | void SPI_I2S_DeInit(SPI_TypeDef* SPIx); | void SPI_I2S_DeInit(SPI_TypeDef* SPIx); |
| | void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct); | void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct); |
| | void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct); | void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct); |
| | void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct); | void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct); |
| | void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct); | void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct); |
| ء | NA | void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState); |
| guratio | NA | void SPI_NSSPulseModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState); |
| Initialization and Configuration | void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState); | void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState); |
| on and | void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState); | void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState); |
| ializati | void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize); | void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize); |
| Ē | NA | void SPI_RxFIFOThresholdConfig(SPI_TypeDef* SPIx, uint16_t SPI_RxFIFOThreshold); |
| | NA | void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction); |
| | void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft); | void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft); |
| | NA | void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct); ⁽¹⁾ |
| | void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState); | void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState); |
| Data Transfers | void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data); | void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data); void SPI_I2S_SendData16(SPI_TypeDef* SPIx, uint16_t Data); |
| | uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx); | uint8_t SPI_ReceiveData8(SPI_TypeDef* SPIx); uint16_t SPI_I2S_ReceiveData16(SPI_TypeDef* SPIx); |



Table 28. STM32F10x and STM32F3xx SPI driver API correspondence (continued)

| | STM32F10x SPI driver API | STM32F3xx SPI driver API |
|------------------------------------|--|--|
| Hardware CRC Calculation functions | NA | void SPI_CRCLengthConfig(SPI_TypeDef* SPIx, uint16_t SPI_CRCLength); |
| | void SPI_TransmitCRC(SPI_TypeDef* SPIx); | void SPI_TransmitCRC(SPI_TypeDef* SPIx); |
| | void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState); | void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState); |
| | uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC); | uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC); |
| | uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx); | uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx); |
| DMA transfers | void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState); | void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState); |
| | NA | void SPI_LastDMATransferCmd(SPI_TypeDef* SPIx, uint16_t SPI_LastDMATransfer); |



Table 28. STM32F10x and STM32F3xx SPI driver API correspondence (continued)

| | STM32F10x SPI driver API | STM32F3xx SPI driver API | |
|---|--|---|--|
| Interrupts and flags management | void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState); | void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState); | |
| | NA | uint16_t SPI_GetTransmissionFIFOStatus(SPI_TypeDef* SPIx); | |
| | NA | uint16_t SPI_GetReceptionFIFOStatus(SPI_TypeDef* SPIx); | |
| | FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG); | FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG); (2) | |
| | void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG); void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT); | void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG); (2) | |
| | ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT); | ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT); (2) | |
| Color key: = New function = Same function, but API was changed = Function not available (NA) | | | |

- 1. It is applicable only for STM32F30xx devices.
- 2. One more flag in STM32F3xx (TI frame format error) can generate an event in comparison with STM32F10x driver API.

4.15 USART driver

The STM32F3xx USART includes enhancements in comparison with STM32F10x USART. *Table9.* presents the USART driver API correspondence between STM32F10x and STM32F3xx Libraries.



Table 29. STM32F10x and STM32F3xx USART driver API correspondence

| | STM32F10x USART driver API | STM32F3xx USART driver API |
|----------------------------------|---|---|
| Initialization and Configuration | void USART_DeInit(USART_TypeDef* USARTx); | void USART_DeInit(USART_TypeDef* USARTx); |
| | void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct); | void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct); |
| | void USART_StructInit(USART_InitTypeDef* USART_InitStruct); | void USART_StructInit(USART_InitTypeDef* USART_InitStruct); |
| | void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct); | void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct); |
| | void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct); | void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct); |
| | void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState); | void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState); |
| | NA | void USART_DirectionModeCmd(USART_TypeDef* USARTx, uint32_t USART_DirectionMode, FunctionalState NewState); |
| | void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler); | void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler); |
| | void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState); | void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState); |
| | void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState); | void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState); |
| | NA | void USART_MSBFirstCmd(USART_TypeDef* USARTx, FunctionalState NewState); |
| | NA | void USART_DataInvCmd(USART_TypeDef* USARTx, FunctionalState NewState); |
| | NA | void USART_InvPinCmd(USART_TypeDef* USARTx, uint32_t USART_InvPin, FunctionalState NewState); |
| | NA | void USART_SWAPPinCmd(USART_TypeDef* USARTx, FunctionalState NewState); |
| | NA | void USART_ReceiverTimeOutCmd(USART_TypeDef* USARTx, FunctionalState NewState); |
| | NA | void USART_SetReceiverTimeOut(USART_TypeDef* USARTx, uint32_t USART_ReceiverTimeOut); |



Table 29. STM32F10x and STM32F3xx USART driver API correspondence (continued)

| | STM32F10x USART driver API | STM32F3xx USART driver API |
|----------------------|--|---|
| | NA | void USART_STOPModeCmd(USART_TypeDef* USARTx, FunctionalState NewState); |
| STOP Mode | NA | void USART_StopModeWakeUpSourceConfig(USART_T ypeDef* USARTx, uint32_t USART_WakeUpSource); |
| | NA | void USART_AutoBaudRateCmd(USART_TypeDef* USARTx, FunctionalState NewState); |
| AutoBaudRate | NA | void USART_AutoBaudRateConfig(USART_TypeDef* USARTx, uint32_t USART_AutoBaudRate); |
| | void USART_SendData(USART_TypeDef* USARTx, uint16_t Data); | void USART_SendData(USART_TypeDef* USARTx, uint16_t Data); |
| Data transfers | uint16_t USART_ReceiveData(USART_TypeDef* USARTx); | uint16_t USART_ReceiveData(USART_TypeDef* USARTx); |
| uo | void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address); | void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address); |
| nmunication | NA | void USART_MuteModeWakeUpConfig(USART_TypeDe f* USARTx, uint32_t USART_WakeUp); |
| or con | NA | void USART_MuteModeCmd(USART_TypeDef* USARTx, FunctionalState NewState); |
| Multi-Processor comm | NA | void USART_AddressDetectionConfig(USART_TypeDef* USARTx, uint32_t USART_AddressLength); |



Table 29. STM32F10x and STM32F3xx USART driver API correspondence (continued)

| | STM32F10x USART driver API | STM32F3xx USART driver API |
|------------------|---|---|
| lode | void USART_LINBreakDetectLengthConfig(USART_Typ eDef* USARTx, uint32_t USART_LINBreakDetectLength); | void USART_LINBreakDetectLengthConfig(USART_Typ eDef* USARTx, uint32_t USART_LINBreakDetectLength); |
| LIN mode | void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState); | void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState); |
| Half-duplex mode | void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState); | void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState); |
| | void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState); | void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState); |
| Smart Card mode | void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState); | void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState); |
| rt Card | void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime); | void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime); |
| Sma | NA | void USART_SetAutoRetryCount(USART_TypeDef* USARTx, uint8_t USART_AutoCount); |
| | NA | void USART_SetBlockLength(USART_TypeDef* USARTx, uint8_t USART_BlockLength); |
| ge | void USART_IrDAConfig(USART_TypeDef* USARTx, uint32_t USART_IrDAMode); | void USART_IrDAConfig(USART_TypeDef* USARTx, uint32_t USART_IrDAMode); |
| IrDA mode | void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState); | void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState); |
| | NA | void USART_DECmd(USART_TypeDef* USARTx, FunctionalState NewState); |
| ode | NA | void USART_DEPolarityConfig(USART_TypeDef* USARTx, uint32_t USART_DEPolarity); |
| RS485 mode | NA | void USART_SetDEAssertionTime(USART_TypeDef* USARTx, uint32_t USART_DEAssertionTime); |
| | NA | void USART_SetDEDeassertionTime(USART_TypeDef* USARTx, uint32_t USART_DEDeassertionTime); |

Table 29. STM32F10x and STM32F3xx USART driver API correspondence (continued)

| | STM32F10x USART driver API | STM32F3xx USART driver API | |
|--------------------------------------|--|---|--|
| DMA transfers | void USART_DMACmd(USART_TypeDef* USARTx, uint32_t USART_DMAReq, FunctionalState NewState); | void USART_DMACmd(USART_TypeDef* USARTx, uint32_t USART_DMAReq, FunctionalState NewState); | |
| | void USART_DMAReceptionErrorConfig(USART_TypeD ef* USARTx, uint32_t USART_DMAOnError); | void USART_DMAReceptionErrorConfig(USART_TypeD ef* USARTx, uint32_t USART_DMAOnError); | |
| | void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState); | void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState); | |
| ment | NA | void USART_RequestCmd(USART_TypeDef* USARTx, uint32_t USART_Request, FunctionalState NewState); | |
| interrupts and flags management | NA | void USART_OverrunDetectionConfig(USART_TypeDef* USARTx, uint32_t USART_OVRDetection); | |
| and flag | FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG); | FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG); | |
| errupts | void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG); | void USART_ClearFlag(USART_TypeDef* USARTx, uint32_t USART_FLAG); | |
| Inte | ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT); | ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT); | |
| | void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint32_t USART_IT); | void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint32_t USART_IT); | |
| Co | Color key: | | |
| = New function | | | |
| = Same function, but API was changed | | | |
| | = Function not available (NA) | | |



4.16 IWDG driver

Existing IWDG available on STM32F10x and STM32F3xx devices have the same specifications, with window capability additional feature in STM32F3 series which detect over frequency on external oscillators. The table below lists the IWDG driver APIs.

Table 30. STM32F10x and STM32F3xx IWDG driver API correspondence

| | STM32F10x IWDG driver API | STM32F3xx IWDG driver API |
|-------------------------------------|--|--|
| | void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess); | void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess); |
| ration | void IWDG_SetPrescaler(uint8_t IWDG_Prescaler); | void IWDG_SetPrescaler(uint8_t IWDG_Prescaler); |
| figui | void IWDG_SetReload(uint16_t Reload); | void IWDG_SetReload(uint16_t Reload); |
| con | void IWDG_ReloadCounter(void); | void IWDG_ReloadCounter(void); |
| Prescaler and Counter configuration | NA | void IWDG_SetWindowValue(uint16_t WindowValue); |
| IWDG activation | void IWDG_Enable(void); | void IWDG_Enable(void); |

Table 30. STM32F10x and STM32F3xx IWDG driver API correspondence (continued)

| | STM32F10x IWDG driver API | STM32F3xx IWDG driver API |
|-----------------|--|--|
| Flag management | FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG); | FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG); |
| Col | or key: = New function = Same function, but API was changed = Function not available (NA) | |

4.17 FMC driver

STM32F303xD/E devices provide a Flexible Memory Controller (FMC) supporting asynchronous and synchronous Memories (SRAM, PSRAM, NOR and NAND). Existing FSMC available on STM32F10x and FMC available on STM32F303xD/E devices have the same specifications.

The table below shows the FSMC/FMC driver API correspondence between STM32F10x and STMF3xx libraries.

Table 31. STM32F10x and STM32F303xD/E FMC driver API correspondence

| | STM32F10x FSMC driver API | STM32F303xD/E FMC driver API |
|------------|--|---|
| functions | void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank); | void FMC_NORSRAMDeInit(uint32_t FMC_Bank); |
| oller | void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct); | void FMC_NORSRAMInit(FMC_NORSRAMInitTypeDe f* FMC_NORSRAMInitStruct); |
| SRAM Contr | void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct); | void FMC_NORSRAMStructInit(FMC_NORSRAMInitTy peDef* FMC_NORSRAMInitStruct); |
| NOR/SRAM | void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState); | void FMC_NORSRAMCmd(uint32_t FMC_Bank, FunctionalState NewState); |



Table 31. STM32F10x and STM32F303xD/E FMC driver API correspondence (continued)

| | STM32F10x FSMC driver API | STM32F303xD/E FMC driver API |
|-----------------------------|---|--|
| | void FSMC_NANDDeInit(uint32_t FSMC_Bank); | void FMC_NANDDeInit(uint32_t FMC_Bank); |
| su | void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct); | void FMC_NANDInit(FMC_NANDInitTypeDef* FMC_NANDInitStruct); |
| NAND Controller functions | void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct); | void FMC_NANDStructInit(FMC_NANDInitTypeDef* FMC_NANDInitStruct); |
| VD Contro | void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState); | void FMC_NANDCmd(uint32_t FMC_Bank, FunctionalState NewState); |
| AA | void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState); | void FMC_NANDECCCmd(uint32_t FMC_Bank, FunctionalState NewState); |
| | uint32_t FSMC_GetECC(uint32_t FSMC_Bank); | uint32_t FMC_GetECC(uint32_t FMC_Bank); |
| suo | void FSMC_PCCARDDeInit(void); | void FMC_PCCARDDeInit(void); |
| PCCARD Controller functions | void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct); | void FMC_PCCARDInit(FMC_PCCARDInitTypeDef* FMC_PCCARDInitStruct); |
| ARD Contr | void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeD ef* FSMC_PCCARDInitStruct); | void FMC_PCCARDStructInit(FMC_PCCARDInitTypeD ef* FMC_PCCARDInitStruct); |
| PCC | void FSMC_PCCARDCmd(FunctionalState NewState); | void FMC_PCCARDCmd(FunctionalState NewState); |




Table 31. STM32F10x and STM32F303xD/E FMC driver API correspondence (continued)

| | STM32F10x FSMC driver API | STM32F303xD/E FMC driver API |
|--------------------------------|---|---|
| suc | void FSMC_ITConfig(uint32_t FMC_Bank,uint32_t FMC_IT,FunctionalState NewState); | void FMC_ITConfig(uint32_t FMC_Bank uint32_t FMC_IT, FunctionalState NewState); |
| ment function | FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank,uint32_t FSMC_FLAG); | FlagStatus FMC_GetFlagStatus(uint32_t FMC_Bank,uint32_t FMC_FLAG); |
| and flags management functions | void FSMC_ClearFlag(uint32_t FSMC_Bank,uint32_t FSMC_FLAG); | void FMC_ClearFlag(uint32_t FMC_Bank,uint32_t FMC_FLAG); |
| Interrupts and fl | ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank,uint32_t FSMC_IT); | ITStatus FMC_GetITStatus(uint32_t FMC_Bank uint32_t FMC_IT); |
| Inte | void FSMC_ClearITPendingBit(uint32_t FSMC_Bank,uint32_t FSMC_IT); | void FMC_ClearITPendingBit(uint32_t FMC_Bank,uint32_t FMC_IT); |



4.18 TIM driver

Existing TIM available on STM32F10x and STM32F3xx devices have the same specifications, with additional features in STM32F3 series. The table below lists the TIM driver APIs.

Table 32. STM32F10x and STM32F3xx TIM driver API correspondence

| | STM32F10x TIM driver API | STM32F3xx TIM driver API |
|----------------------|--|--|
| | void TIM_DeInit(TIM_TypeDef* TIMx); | void TIM_DeInit(TIM_TypeDef* TIMx); |
| | void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct); | void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct); |
| | void TIM_TimeBaseStructInit(TIM_TimeBaseInitType Def* TIM_TimeBaseInitStruct); | void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct); |
| | void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode); | void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode); |
| | void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode); | void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode); |
| ent | void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter); | void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter); |
| Time Base management | void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload); | void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload); |
| mar | uint16_t TIM_GetCounter(TIM_TypeDef* TIMx); | uint16_t TIM_GetCounter(TIM_TypeDef* TIMx); |
| Base | uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx); | uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx); |
| Ţ | void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState); | void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState); |
| | void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource); | void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource); |
| | NA | void TIM_UIFRemap(TIM_TypeDef* TIMx, FunctionalState NewState); ⁽¹⁾ |
| | void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState); | void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState); |
| | void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode); | void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode); |
| | void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD); | void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD); |
| | void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState); | void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState); |



Table 32. STM32F10x and STM32F3xx TIM driver API correspondence (continued)

| | STM32F10x TIM driver API | STM32F3xx TIM driver API |
|---------------------------|--|--|
| | void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); | void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); |
| | void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); | void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); |
| | void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); | void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); |
| | void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); | void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); |
| | NA | void TIM_OC5Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct);(1) |
| | NA | void TIM_OC6Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct);(1) |
| | NA | void TIM_SelectGC5C1(TIM_TypeDef* TIMx, FunctionalState NewState); ⁽¹⁾ |
| | NA | void TIM_SelectGC5C2(TIM_TypeDef* TIMx, FunctionalState NewState); ⁽¹⁾ |
| ment | NA | void TIM_SelectGC5C3(TIM_TypeDef* TIMx, FunctionalState NewState); ⁽¹⁾ |
| Output Compare management | void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct); | void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct); |
| pare n | NA | void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint32_t TIM_OCMode); |
| ut Con | void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1); | void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1); |
| Outp | void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2); | void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2); |
| | void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3); | void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3); |
| | void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4); | void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4); |
| | NA | void TIM_SetCompare5(TIM_TypeDef* TIMx, uint32_t Compare5); ⁽¹⁾ |
| | NA | void TIM_SetCompare6(TIM_TypeDef* TIMx, uint32_t Compare6); ⁽¹⁾ |
| | void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); | void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); |
| | void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); | void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); |
| | void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); | void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); |
| | void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); | void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); |



Table 32. STM32F10x and STM32F3xx TIM driver API correspondence (continued)

| | STM32F10x TIM driver API | STM32F3xx TIM driver API |
|---------------------------|---|---|
| | NA | void TIM_ForcedOC5Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); ⁽¹⁾ |
| | NA | void TIM_ForcedOC6Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); ⁽¹⁾ |
| | void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); | void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); |
| | void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); | void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); |
| | void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); | void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); |
| | void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); | void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); |
| | NA | void TIM_OC5PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); ⁽¹⁾ |
| | NA | void TIM_OC6PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); ⁽¹⁾ |
| ment | void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); | void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); |
| nanage | void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); | void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); |
| pare n | void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); | void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); |
| Output Compare management | void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); | void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); |
| Outp | void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); | void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); |
| | void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); | void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); |
| | void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); | void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); |
| | void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); | void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); |
| | NA | void TIM_ClearOC5Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); ⁽¹⁾ |
| | NA | void TIM_ClearOC6Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); ⁽¹⁾ |
| | NA | void TIM_SelectOCREFClear(TIM_TypeDef* TIMx, uint16_t TIM_OCReferenceClear); ⁽¹⁾ |
| | void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); | void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); |
| | void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity); | void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity); |



Table 32. STM32F10x and STM32F3xx TIM driver API correspondence (continued)

| | STM32F10x TIM driver API | STM32F3xx TIM driver API |
|---------------------------|--|---|
| | void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); | void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); |
| | void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity); | void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity); |
| | | |
| gemen | void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); | void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); |
| mana | void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity); | void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity); |
| mpare | void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); | void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); |
| Output Compare management | NA | void TIM_OC5PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); |
| Out | NA | void TIM_OC6PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); |
| | void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_CCx); | void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx); |
| | void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_CCxN); | void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN); |
| | void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct); | void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct); |
| | void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct); | void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct); |
| | void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct); | void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct); |
| nent | uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx); | uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx); |
| management | uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx); | uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx); |
| | uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx); | uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx); |
| Input Capture | uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx); | uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx); |
| lubi | void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); | void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); |
| | void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); | void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); |
| | void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); | void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); |
| | void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); | void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); |



Table 32. STM32F10x and STM32F3xx TIM driver API correspondence (continued)

| | STM32F10x TIM driver API | STM32F3xx TIM driver API | |
|---|---|---|--|
| tures | void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct); | void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct); | |
| | NA | void TIM_Break1Config(TIM_TypeDef* TIMx, uint32_t TIM_Break1Polarity, uint8_t TIM_Break1Filter); ⁽¹⁾ | |
| ific fea | NA | void TIM_Break2Config(TIM_TypeDef* TIMx, uint32_t TIM_Break2Polarity, uint8_t TIM_Break2Filter); ⁽¹⁾ | |
| 8) spec | NA | void TIM_Break1Cmd(TIM_TypeDef* TIMx, FunctionalState NewState);(1) | |
| MIT P | NA | void TIM_Break2Cmd(TIM_TypeDef* TIMx, FunctionalState NewState); ⁽¹⁾ | |
| s (TIM1 an | void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct); | void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct); | |
| l timers | void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState); | void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState); | |
| contro | void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState); | void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState); | |
| Advanced-control timers (TIM1 and TIM8) specific features | void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState); | void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState); | |
| | void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState); | void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState); | |
| | void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource); | void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource); | |
| management | FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint32_t TIM_FLAG); | FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint32_t TIM_FLAG); | |
| | void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG); | void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG); | |
| d flags | ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT); | ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT); | |
| MA an | void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT); | void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT); | |
| Interrupts, DMA and flags | void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength); | void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength); | |
| | void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState); | void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState); | |
| | void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState); | void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState); | |

Table 32. STM32F10x and STM32F3xx TIM driver API correspondence (continued)

| | STM32F10x TIM driver API | STM32F3xx TIM driver API | |
|----------------------------|--|--|--|
| Clocks management | void TIM_InternalClockConfig(TIM_TypeDef* TIMx); | void TIM_InternalClockConfig(TIM_TypeDef* TIMx); | |
| | void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource); | void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource); | |
| | void TIM_TIXExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIXExternalCLKSource, uint16_t TIM_ICPolarity, uint16_t ICFilter); | void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource, uint16_t TIM_ICPolarity, uint16_t ICFilter); | |
| Clocks n | void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter); | void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter); | |
| | void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter); | void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter); | |
| | void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource); | void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource); | |
| ment | void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource); | void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource); | |
| nanage | NA | void TIM_SelectOutputTrigger2(TIM_TypeDef* TIMx, uint32_t TIM_TRGO2Source); ⁽¹⁾ | |
| ation n | void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint32_t TIM_SlaveMode); | void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint32_t TIM_SlaveMode); | |
| Synchronization management | void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode); | void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode); | |
| Ś | void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter); | void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter); | |



Table 32. STM32F10x and STM32F3xx TIM driver API correspondence (continued)

| | STM32F10x TIM driver API | STM32F3xx TIM driver API | |
|-------------------------------|---|---|--|
| ment | void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode, uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity); | void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode, uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity); | |
| Specific interface management | void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState); | void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState); | |
| | NA | void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap); | |
| ement | | | |
| manag | | | |
| apping | | | |
| Specific remapping management | | | |
| Spec | | | |
| | | | |
| Co | Color key: | | |
| | = New function | | |
| | = Same function, but API was changed | | |
| = Function not available (NA) | | | |

1. Those functions are applicable only for STM32F30xx devices.

4.19 DBGMCU driver

Existing DBGMCU available on STM32F10x and STM32F3xx devices have the same specifications. The table below lists the DBGMCU driver APIs.

Table 33. STM32F10x and STM32F3xx DBGMCU driver API correspondence

| | STM32F10x DBGMCU driver API | STM32F3xx DBGMCU driver API | |
|--------------------------------------|---|---|--|
| | uint32_t DBGMCU_GetREVID(void); | uint32_t DBGMCU_GetREVID(void); | |
| Device and Revision ID management | uint32_t DBGMCU_GetDEVID(void); | uint32_t DBGMCU_GetDEVID(void); | |
| Peripherals configuration | void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState); | void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState); | |
| | NA | void DBGMCU_APB1PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState); | |
| | NA | void DBGMCU_APB2PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState); | |
| Color key: = New function | | | |
| = Same function, but API was changed | | | |
| = Function not available (NA) | | | |
| | | | |



Revision history AN4228

5 Revision history

Table 34. Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 19-Feb-2013 | 1 | Initial release |
| 20-Mar-2014 | 2 | Updated Table 2, Table 3, Table 7, Table 8, Table 9, Table 12, Table 13, Table 14, Table 15, Table 16, Table 18 and Table 24. Added Table 17: ADC channels mapping differences. Updated Section 3.2: System architecture, Section 3.4.3: Peripheral clock configuration, Section 3.15: USART interface and Section 3.16: CEC interface. Updated Figure 1. |
| 04-Apr-2014 | 3 | Removed references to products with 16 Kbytes of Flash memory (STM32F301x4, STM32F302x4 and STM32F303x4). Updated <i>Table</i> 3 |

AN4228 Revision history

Table 34. Document revision history (continued)

| Date | Revision | Changes |
|-------------|----------|---|
| 28-Jan-2015 | 4 | Extended the document applicability to STM32F303xDxE devices. Updated: - Table 2: STM32F103 and STM32F3xx line available packages - The text after Table 3: Main pinout differences between STM32F10x and STM32F30x lines - Table 7: STM32 peripheral compatibility analysis STM32F1 versus STM32F3 series - Section 3.2: System architecture - Figure 1: System architecture for STM32F30x and STM32F3x8 lines - Table 8: IP bus mapping differences between STM32F3 and STM32F1 series - Section 3.4.1: System clock configuration - Section 3.4.3: Peripheral clock configuration - Table 12: DMA request differences between STM32F3xx and STM32F1xx - Table 13: Interrupt vector differences between STM32F3 and STM32F1 series - Section 3.7.1: Alternate function mode - Table 16: ADC differences between STM32F1 series and STM32F30x lines - Table 17: ADC channels mapping differences - Table 20: STM32F10x and STM32F3xx FLASH driver API correspondence - Table 23: STM32F10x and STM32F3xx DAC driver API correspondence - Table 24: STM32F10x and STM32F3xx DAC driver API correspondence - Table 24: STM32F10x and STM32F3xx DAC driver API correspondence - Added - Section 4.17: FMC driver |
| 05-Mar-2015 | 5 | Updated: the number of ADC channels for STM32F303x6/8 in Table 16: ADC differences between STM32F1 series and STM32F30x lines, PB1, PB2 and PB23 entries for STM32F303x6/8 in Table 17: ADC channels mapping differences. |

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved