ENR-325/325L Principles of Digital Electronics and Laboratory

Xiang Li

Fall 2025

COE COLLEGE

Digital electronics: the multi-staged abstraction:

Application

EE

CE

MicroE

E PROTECTED BY
ION NETWORK

ams for CD4001B.

https://www.ti.com/product/CD4001B/part-details/CD4001BM

How the arithmetic and logic functions are physically realized



https://www.computerhistory.org/siliconengine/timeline/

COE COLLEGE

…and it's very different from the macro world

- Example: how op amps chips ACTUALLY works:

NPN BJT in theory:



NPN BJT in IC:



7.2 Functional Block Diagram





https://www.righto.com/2015/10/inside-ubiquitous-741-op-amp-circuits.html

The MOSFET revolution

Robert Noyce, inventor of silicon IC and “mayor of silicon valley”

April 25, 1961 R. N. NOYCE 2,981,877

SEMICONDUCTOR DEVICE-AND-LEAD STRUCTURE

Filed July 30, 1959 3 Sheets-Sheet 2



FIG-3



FIG-4

Aug. 27, 1963 DAWON KAHNG 3,102,230

ELECTRIC FIELD CONTROLLED SEMICONDUCTOR DEVICE

Filed May 31, 1960

FIG. IA



FIG. IB



Mohamed Atalla and Dawon Kahng’s MOS transistor patent. At the time it was 100 times slower than BJT.

The MOSFET revolution

MOS works on “surface physics”:
Solid state, band gap theories, tunneling effects…



Fairchild FI 100 p-channel MOS switching transistor

Credit: Fairchild Camera & Instrument Corporation



Fig. 1 - Transfer characteristics for the RCA 3N128 vhf MOS transistor.

RCA IC and MOSFET Applications Notes, 1983

COE COLLEGE

https://www.computerhistory.org/siliconengine/timeline/

Bonus slide: how silicon wafer is made



https://www.sumcosi.com/

Czochralski Process

Sliced and polished wafer

COE COLLEGE

Bonus slide: how silicon wafer is sold:

https://order.universitywafer.com/default.aspx?cat=Silicon

Qty	ID	Price Per Qty	Diam	Type	Dopant	Orien	Res (Ohm-cm)	Thick (um)	Polish	Grade
100	3105	$11.22	25.4mm	P	B	<100>	.01-.05	500um	DSP	Test
10	4170	$92.00	300mm	P	B	<100>	1-100ohm.cm	775um	DSP	Dummy
500	704	$10.09	200mm					750um	SSP	MECH

COE COLLEGE

The MOSFET fabrication

It was made with…

Surface modification like photolithography



Fig. 1.8 Various steps for photo-etching

Roy, D. Choudhury. *Linear integrated circuits*. New Age International, 2003.

Surface chemistry like doping of impurities



AP 6120, Chapter 8 Diffusion, CCHK

1 A = 0.1 nm
1 nm = 0.001 um
1 um = 0.001 mm

COE COLLEGE

Why doping?

Because intrinsic silicon is **electrically** uninteresting:

- ~1.08e10 electrons turn conductive per cm^3
- Total electrons: 10e22
- That's one in a trillion odds escaping bonds.

- +B to make P type (additional holes h+)
- +P to make N type (additional electrons e-)

Both holes and electrons can be utilized as carriers.



COE COLLEGE

Why doping?

Because intrinsic silicon is **electrically** uninteresting:

- ~1.08e10 electrons turn conductive per cm^3
- Total electrons: 10e22
- That's one in a trillion odds escaping bonds.

- +B to make P type (additional holes h+)
- +P to make N type (additional electrons e-)

Both holes and electrons can be utilized as carriers.



COE COLLEGE

Empirical Device Models







https://en.wikipedia.org/wiki/P%E2%80%93n_junction

COE COLLEGE

MOSFET is a four terminal system

NMOS

What is doped



What is named



PMOS

What is doped



What is named





n-channel MOSFET



p-channel MOSFET

And its symbol system is quite confusing, all above are all legit in IEEE standard.

MOSFET physics is complicated

By adjusting doping level:

Enhancement mode: when gate is zero-bias, no conductive channel region.
This is the “normally off” condition.

Depletion mode: when gate is zero-bias, already has a conductive channel region.
I.e., the “normally on” condition.

NMOS

Enhancement mode



Depletion mode



PMOS

Enhancement mode



Depletion mode



Fonstad, Clifton G. *Microelectronic devices and circuits*. McGraw-Hill, Inc., 2006

MOSFET physics is complicated, more example

Four terminal means many bias arrangements (but mostly we manipulate V_{GS} and V_{DS}):











n-channel MOSFET

Current-voltage equations of the n-channel MOSFET :

$$I_D = 0, \quad for \quad V_{GS} < V_T \tag{3.54}$$

$$I_D(lin) = \frac{\mu_n \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot \left[2 \cdot (V_{GS} - V_T) V_{DS} - V_{DS}^2\right] \quad for \quad V_{GS} \geq V_T \quad and \quad V_{DS} < V_{GS} - V_T \tag{3.55}$$

$$I_D(sat) = \frac{\mu_n \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot (V_{GS} - V_T)^2 \cdot (1 + \lambda \cdot V_{DS}) \quad for \quad V_{GS} \geq V_T \quad and \quad V_{DS} \geq V_{GS} - V_T \tag{3.56}$$

COE COLLEGE

Kang, Sung Mo, and Yusuf Leblebici. *CMOS digital integrated circuits*. New York, NY, USA:: MacGraw-Hill, 2003.

MOSFET physics is complicated, more example

Four terminal means many bias arrangements (but mostly we manipulate V_{GS} and V_{DS}):



https://en.wikipedia.org/wiki/MOSFET, this is a simulated graph



n-channel MOSFET

Current-voltage equations of the n-channel MOSFET :

$$I_D = 0, \quad for \quad V_{GS} < V_T \tag{3.54}$$

$$I_D(lin) = \frac{\mu_n \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot \left[2 \cdot (V_{GS} - V_T) V_{DS} - V_{DS}^2\right] \quad for \quad V_{GS} \geq V_T \text{ and } V_{DS} < V_{GS} - V_T \tag{3.55}$$

$$I_D(sat) = \frac{\mu_n \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot (V_{GS} - V_T)^2 \cdot (1 + \lambda \cdot V_{DS}) \quad for \quad V_{GS} \geq V_T \text{ and } V_{DS} \geq V_{GS} - V_T \tag{3.56}$$

COE COLLEGE

Kang, Sung Mo, and Yusuf Leblebici. *CMOS digital integrated circuits*. New York, NY, USA:: MacGraw-Hill, 2003.

Empirical Device Models

This is a simulated graph



https://en.wikipedia.org/wiki/MOSFET

This is a "better" simulated graph



Figure 4.9. Drain current versus drain voltage characteristics of an n-channel MOSFET calculated with the LEVEL 2 model (A) and the LEVEL 3 model (B) (Copyright © 1988 by McGraw-Hill, Inc.).
The parameters common for both models are : VTO = 1, XJ = 1.0E-6, LD = 0.8E-6.
The parameters of the LEVEL 2 model are : UO = 800, UCRIT = 5.0E4, UEXP = 0.15.
The parameters of the LEVEL 3 model are : UO = 850, THETA = 0.04.

Kang, Sung Mo, and Yusuf Leblebici. *CMOS digital integrated circuits*. New York, NY, USA:: MacGraw-Hill, 2003.

MOSFET as voltage controlled switches:

NMOS as pulldown



Switch	Input
On ($V_{GS}>V_{th}$)	**High**
Off ($V_{GS}<V_{th}$)	**Low**

PMOS as pullup



Switch	Input
On ($V_{GS}<V_{th}$)	**Low**
Off ($V_{GS}>V_{th}$)	**High**

COE COLLEGE

Entering the CMOS



Dec. 5, 1967 F. M. WANLASS 3,356,858

LOW STAND-BY POWER COMPLEMENTARY FIELD EFFECT CIRCUITRY

Filed June 18, 1963 5 Sheets-Sheet 5



Accordingly, an object of the present invention is to provide circuits in which power losses are minimized.

Another object of the present invention is to provide logic circuits in which power dissipation is reduced during stand-by periods.

Another object of the present invention is to provide a transistor circuit employing field-effect semiconductor devices wherein a field-effect semiconductor device of one carrier type is used as the active load for the field-effect semiconductor device of the opposite carrier type.

Another object of the present invention is to provide a transistor circuit in which an inverter action is produced without employing any passive load element.

COE COLLEGE

Entering the CMOS

11 photomasks and 150 fabrication steps, easy!



SUB-CMOS 150 PROCESS

SUB-CMOS Versions 150

1. CL01
2. OX05--- pad oxide, Tube 4
3. CV02- Si3N4-1500Å
4. PH03 –1- JG nwell
5. ET29 – Nitride Etch
6. IM01 – n-well
7. ET07 – Resist Strip
8. CL01
9. OX04 – well oxide, Tube 1
10. ET19 – Hot Phos Si3N4
11. IM01 – p-well
12. OX06 – well drive, Tube 1
13. ET06 - Oxide Etch
14. CL01
15. OX05 – pad oxide, Tube 4
16. CV02 – Si3N4 -1500 Å
17. PH03 – 2 – JG Active
18. ET29 – Nitride Etch
19. ET07 – Resist Strip
20. PH03 - -Pwell Stop
21. IM01- stop
22. ET07 Resist Strip
23. CL01
24. OX04 – field, Tube 1
25. ET19 – Hot Phos Si3N4
26. ET06 – Oxide Etch
27. OX04 – Kooi, Tube 1
28. IM01 – Blanket Vt
29. PH03 – 4-PMOS Vt Adjust
30. IM01 - Vt
31. ET07 – Resist Strip
32. ET06 – Oxide Etch
33. CL01
34. OX06 – gate, Tube 4
35. CV01 – Poly 5000A
36. IM01 - dope poly
37. OX08 – Anneal, Tube 3
38. DE01 – 4 pt Probe
39. PH03-5-JG poly
40. ET08 – Poly Etch
41. ET07 – Resist Strip
42. PH03 – 6 - n-LDD
43. IM01
44. ET07 – Resist Strip
45. PH03 – 7 - p-LDD
46. IM01
47. ET07 – Resist Strip
48. CL01
49. CV03 –TEOS, 5000A
50. ET10 - Spacer Etch
51. PH03 – 8 - N+D/S
52. IM01 – N+D/S
53. ET07 – Resist Strip
54. PH03 – 9 P+ D/S
55. IM01 – P+ D/S
56. ET07 – Resist Strip
57. CL01 Special - No HF Dip
58. OX08 – DS Anneal, Tube 2
59. CV03 – TEOS, 4000A
60. PH03 – 10 CC
61. ET26 - CC Etch
62. ET07 – Resist Strip
63. CL01 Special - Two HF Dips
64. ME01 – Metal 1 Dep
65. PH03 -11- metal
66. ET15 – plasma Etch Al
67. ET07 Resist Strip
68. SI01 - Sinter
69. CV03 – TEOS- 4000Å
70. PH03 – VIA
71. ET26 – Via Etch
72. ET07 – Resist Strop
73. ME01 – Metal 2 Dep
74. PH03- M2
75. ET15 – plasma Etch Al
76. ET07 - Resist Strip
77. SEM1
78. TE01
79. TE02
80. TE03

COE COLLEGE

CMOS NOT gate (inverter)





Another object of the present invention is to provide a transistor circuit in which an inverter action is produced without employing any passive load element.

V_{in}	$V_{GS,n}$	$V_{GS,p}$	PMOS	NMOS	V_{out}
0V	0V	-5V	ON	OFF	**V_{DD}**
5V	5V	0V	OFF	ON	**0**

COE COLLEGE

Kang, Sung Mo, and Yusuf Leblebici. *CMOS digital integrated circuits*. New York, NY, USA:: MacGraw-Hill, 2003.

No passive load, no power drain in steady state







Load line plot



VTC of CMOS inverter

https://www.electronics-tutorial.net/

No passive load, no power drain in steady state

Logic gates can sure be built in other forms, like this all NMOS inverter:

From 1973 Motorola Linear Integrated Circuits Data Book



FIGURE 1-3 – TYPICAL N-CHANNEL INVERTER

COE COLLEGE

No passive load, no power drain in steady state

Although CMOS is more complex in structure and fab process, it is more power efficient:



FIGURE 1-3 – TYPICAL N-CHANNEL INVERTER



FIGURE 1-4 – TYPICAL COMPLEMENTARY INVERTER

At the end of the day, it's all about:

- Size
- Speed
- Power consumption

COE COLLEGE

All graph from 1973 Motorola Linear Integrated Circuits Data Book