

ENR-325/325L Principles of Digital Electronics and Laboratory

Xiang Li
Fall 2025

Hamming codes can be done in the EE way

- Before that, we need to acquire some basic skillsets.

Pre-step: Data forms

Step 1: Data manipulation

Step 2: Information storage

Step 3: Interface


3.1 Information flow

3.2 Physical contacts

3.1 Information flow and sequential logic

- Our previous logic circuits are mostly **combinational**.
- To expand the functions of their finite gates and I/Os, we need to introduce another dimension: **time**.
- It also allows us to **synchronize** the operations when we need to do **iterations (loops)**.


Sequential logic diagram



3.1 Information flow and sequential logic


- Our previous logic circuits are mostly **combinational**.
- To expand the functions of their finite gates and I/Os, we need to introduce another dimension: **time**.
- It also allows us to **synchronize** the operations when we need to do **iterations (loops)**.

Clocked sequential logic diagram




From latch to flip flop

SR latch



Understanding SR latch with truth table and timing diagram


SR latch



SR latch truth table

S	R	Output (Q)
0	0	Previous State (HOLD)
0	1	0
1	0	1
1	1	0 (Invalid)

SR Latch Timing Diagram (NOR Gates)



Understanding and coding! a timing diagram


SR latch truth table

S	R	Output (Q)
0	0	Previous State
0	1	0
1	0	1
1	1	0 (Invalid)

<https://wavedrom.com/>


```
1 {
2   "signal": [
3     {"name": "S",      "wave": "010..1"},
4     {"name": "R",      "wave": "10.101"},
5     {"name": "Q",      "wave": "01.0.?"},
6     {"name": "!Q",     "wave": "10.10?"}
7   ],
8   "head": {
9     "text": "SR Latch Timing Diagram (NOR Gates)"
10  },
11
12  "config": {
13    "hscale": 2
14  }
15 }
16
```

SR Latch Timing Diagram (NOR Gates)



A latch with a “single” input


A gated D latch




[https://en.wikipedia.org/wiki/Flip-flop_\(electronics\)](https://en.wikipedia.org/wiki/Flip-flop_(electronics))

A latch with a “single” input

A gated D latch




[https://en.wikipedia.org/wiki/Flip-flop_\(electronics\)](https://en.wikipedia.org/wiki/Flip-flop_(electronics))




A latch with a “single” input


A gated D latch




Also known as: D latch/data latch



Gated D latch




D latch timing diagram code




```
1 {  
2   "signal": [  
3     {"name": "D",      "wave": "n<hlhl>hl.n<h.l..h..l."},  
4     {"name": "E",      "wave": "h..l.h.lh"},  
5     {"name": "Q",      "wave": "n<hlhl>h..n<h.l...h.l."},  
6   ],  
7   "head": {  
8     "text": "Gated D latch"  
9   },  
10  },  
11  "config": {  
12    "hscale": 2  
13  }  
14 }  
15 }  
16 }
```

Gated D latch



Let's practice timing diagrams!

11-bits keyboard output via PS/2 port:



Let's practice timing diagrams!

Turn this truth table into a timing diagram!

A	BC	00	01	11	10
0		0	1	1	1
1		1	1	1	0

Let's practice timing diagrams!

Turn this Hamming encoding into a timing diagram!

Data: 01010101010

Adding P1:

Adding P2:

Adding P3:

Adding P4:

Adding P0:

Code:

```
1 { "signal" : [  
2   { "name": "Input", "wave": "01010101010", node: 'abcdefghijk' },  
3   {},  
4   {},  
5   {},  
6   { "name": "Parity check 1", "wave": "x1x0x101x0101010", node: '.p.....' },  
7   },  
8 ],  
9 edge: [  
10  'a->p', 'b->p', 'd~>p', 'e~>p', 'g~>p', 'i~>p', 'k~>p'  
11  ]  
12  
13 }  
14 |
```

