	Signal Name	R-format	I-format (not lw)	lw	SW	beq
Inputs	16	0	0	0	0	1
	15	1	0	0	1	1
	14	1	1	0	0	0
	13	0	0	0	0	0
	12	0	0	0	0	0
	I1	1	1	1	1	1
	10	1	1	1	1	1
Outputs	MemtoReg	0	0	1	X	Х
	RegWrite	1	1	1	0	0
	MemRead	0	0	1	0	0
	MemWrite	0	0	0	1	0
	Branch	0	0	0	0	1