

 xmanas07 / Digital-electronics-1

Code

Issues

Pull requests

Actions

Projects

Wiki

Security

Insights

Settings

 main ▾

...

Digital-electronics-1 / Labs / 07-ffs /



xmanas07 ...

3 minutes ago



..



flip\_flops

3 minutes ago



images

3 minutes ago



README.md

3 minutes ago



README.md



# Digital-electronics-1

## úkol 1: Preparation tasks

characteristic equations and complete truth tables for D, JK, T flip-flops

$$q_{n+1}^D = d$$

$$q_{n+1}^{JK} = j\bar{q} + \bar{k}q$$

$$q_{n+1}^T = t\bar{q} + \bar{t}q$$

clk	d	q(n)	q(n+1)	Comments
↑	0	0	0	Reset
↑	0	1	0	Reset
↑	1	0	1	Set

clk	d	q(n)	q(n+1)	Comments
↑	1	1	1	Set

clk	j	k	q(n)	q(n+1)	Comments
↑	0	0	0	0	No change
↑	0	0	1	1	No change
↑	0	1	0	0	Reset
↑	0	1	1	0	Reset
↑	1	0	0	1	Set
↑	1	0	1	1	Set
↑	1	1	0	1	Toggle
↑	1	1	1	0	Toggle

clk	t	q(n)	q(n+1)	Comments
↑	0	0	0	No change
↑	0	1	1	No change
↑	1	0	1	Toggle
↑	1	1	0	Toggle

## úkol 2: D latch

### p\_d\_latch process ( d\_latch )

```

p_d_latch    : process (d, arst, clk)
begin
    if (arst = '1') then
        q      <= '0';
        q_bar  <= '1';
    elsif (clk = '1') then
        q      <= d;
        q_bar  <= (not d);

        end if;
    end process p_d_latch;

```

## VHDL reset and stimulus processes ( tb\_d\_latch )

```
p_reset_gen : process
begin
    s_arst <= '0';
    wait for 21 ns;

    s_arst <= '1';
    wait for 51 ns;

    s_arst <= '0';
    wait for 41 ns;

    s_arst <= '1';
    wait for 60 ns;

    s_arst <= '0';
    wait;
end process p_reset_gen;
```

```
p_stimulus : process
begin

    s_d <= '0';
    s_clk <= '0';

    wait for 10ns;
    s_d <= '1';
    wait for 10ns;
    s_d <= '0';
    wait for 10ns;
    s_d <= '1';
    wait for 10ns;
    s_d <= '0';

    s_clk <= '1';

    wait for 10ns;
    s_d <= '1';
    wait for 10ns;
    s_d <= '0';
    wait for 10ns;
    s_d <= '1';
    wait for 10ns;
    s_d <= '0';

    s_d <= '1';
    s_clk <= '0';
```

```


wait for 10ns;
s_d <= '1';
wait for 10ns;
s_d <= '0';
wait for 10ns;
s_d <= '1';
wait for 10ns;
s_d <= '0';

s_clk <= '1';

wait for 10ns;
s_d <= '1';
wait for 10ns;
s_d <= '0';
wait for 10ns;
s_d <= '1';
wait for 10ns;
s_d <= '0';
report "Stimulus process finished" severity note;
wait;
end process p_stimulus;

```

## Screenshot with waveforms



## úkol 3: Flip-flops

### d\_ff\_arst

#### p\_d\_ff\_arst process ( d\_ff\_arst )

```

p_d_ff_arst : process (arst, clk)
begin
    if (arst = '1') then
        q      <= '0';
        q_bar  <= '1';
    elsif (rising_edge(clk)) then
        q      <= d;
        q_bar  <= (not d);

    end if;
end process p_d_latch;

```

## VHDL clock, reset and stimulus processes ( tb\_d\_ff\_arst )

```

p_clk_gen : process
begin
    while now < 750 ns loop          -- 75 periods of 100MHz clock
        s_clk_100MHz <= '0';
        wait for c_CLK_100MHZ_PERIOD / 2;
        s_clk_100MHz <= '1';
        wait for c_CLK_100MHZ_PERIOD / 2;
    end loop;
    wait;
end process p_clk_gen;

p_reset_gen : process
begin
    s_arst <= '0';
    wait for 21 ns;

    s_arst <= '1';
    wait for 51 ns;

    s_arst <= '0';
    wait for 41 ns;

    s_arst <= '1';
    wait for 60 ns;

    s_arst <= '0';
    wait;
end process p_reset_gen;

p_stimulus : process
begin
    report "Stimulus process started" severity note;
    s_d <= '0';

    wait for 20ns;
    s_d <= '1';
    wait for 10ns;
    s_d <= '0';
    wait for 10ns;
    s_d <= '0';
    wait for 10ns;
    s_d <= '1';
    wait for 10ns;
    s_d <= '0';
    wait for 10ns;
    s_d <= '1';
    wait for 10ns;
    s_d <= '0';

```


```
report "Stimulus process finished" severity note;
```

```

        wait;
    end process p_stimulus;

```

## Screenshot with waveforms



## d\_ff\_rst

### p\_d\_ff\_rst process ( d\_ff\_rst )

```

p_d_ff_rst : process (d, rst, clk)
begin
    if rising_edge(clk) then
        if (rst = '1') then
            q      <= '0';
            q_bar  <= '1';
        else
            q      <= d;
            q_bar  <= (not d);
        end if;
    end if;
end process p_d_ff_rst;

```

### VHDL clock, reset and stimulus processes ( tb\_d\_ff\_rst )

```

p_clk_gen : process
begin
    while now < 750 ns loop          -- 75 periods of 100MHz clock
        s_clk_100MHz <= '0';
        wait for c_CLK_100MHZ_PERIOD / 2;
        s_clk_100MHz <= '1';
        wait for c_CLK_100MHZ_PERIOD / 2;
    end loop;
    wait;
end process p_clk_gen;


p_reset_gen : process
begin
    s_arst <= '0';
    wait for 21 ns;

```

[illegible]



## Screenshot with waveforms



**jk\_ff\_rst**

```
p_jk_ff_rst process ( jk_ff_rst )
```

9/15

```

if (rst = '1') then
    s_q    <= '0';

else
    if    (j = '0' and k = '0') then
        s_q <= s_q;

    elsif (j = '0' and k = '1') then
        s_q <= '0';

    elsif (j = '1' and k = '0') then
        s_q <= '1';

    elsif (j = '1' and k = '1') then
        s_q <= (not s_q);

    end if;
end if;
end if;
end process p_jk_ff_rst;

```

## VHDL clock, reset and stimulus processes ( tb\_jk\_ff\_rst )

```

p_clk_gen : process
begin
    while now < 750 ns loop          -- 75 periods of 100MHz clock
        s_clk_100MHz <= '0';
        wait for c_CLK_100MHZ_PERIOD / 2;
        s_clk_100MHz <= '1';
        wait for c_CLK_100MHZ_PERIOD / 2;
    end loop;
    wait;
end process p_clk_gen;

p_reset_gen : process
begin
    s_rst <= '0';
    wait for 20 ns;

    s_rst <= '1';
    wait for 12 ns;

    s_rst <= '0';
    wait for 30 ns;

    s_rst <= '1';
    wait for 12 ns;

    s_rst <= '0';

```

```
        wait;
end process p_reset_gen;
p_stimulus : process
begin
    report "Stimulus process started" severity note;
    s_j <= '0';
    s_k <= '0';
    wait for 20ns;

    s_j <= '0';
    s_k <= '1';
    wait for 20ns;

    s_j <= '1';
    s_k <= '0';
    wait for 20ns;

    s_j <= '1';
    s_k <= '1';
    wait for 20ns;

    s_j <= '0';
    s_k <= '0';
    wait for 20ns;

    s_j <= '0';
    s_k <= '1';
    wait for 20ns;

    s_j <= '1';
    s_k <= '0';
    wait for 20ns;

    s_j <= '1';
    s_k <= '1';
    wait for 20ns;

    s_j <= '0';
    s_k <= '0';
    wait for 20ns;

    s_j <= '0';
    s_k <= '1';
    wait for 20ns;

    s_j <= '1';
    s_k <= '0';
    wait for 20ns;

    s_j <= '1';
    s_k <= '1';
    wait for 20ns;

    s_j <= '0';
```

```
s_k <= '0';
wait for 20ns;
```

```
s_j <= '0';
s_k <= '1';
wait for 20ns;
```

```
s_j <= '1';
s_k <= '0';
wait for 20ns;
```

```
s_j <= '1';
s_k <= '1';
wait for 20ns;
```

```
s_j <= '0';
s_k <= '0';
wait for 20ns;
```


```
s_j <= '0';
s_k <= '1';
wait for 20ns;
```

```
s_j <= '1';
s_k <= '0';
wait for 20ns;
```

```
s_j <= '1';
s_k <= '1';
wait for 20ns;
```

```
report "Stimulus process finished" severity note;
wait;
end process p_stimulus;
```

## Screenshot with waveforms



## t\_ff\_rst

```
p_t_ff_rst process ( t_ff_rst )
```

```

p_t_ff_rst    : process (clk)
begin
    if rising_edge(clk) then
        if (rst = '1') then
            s_q    <= '0';

        else
            if (t = '0') then
                s_q <= s_q;

            elsif (t = '1') then
                s_q <= (not s_q);

            end if;
        end if;
    end if;
end process p_t_ff_rst;

```

## VHDL clock, reset and stimulus processes ( tb\_t\_ff\_rst )

```

p_clk_gen : process
begin
    while now < 750 ns loop          -- 75 periods of 100MHz clock
        s_clk_100MHz <= '0';
        wait for c_CLK_100MHZ_PERIOD / 2;
        s_clk_100MHz <= '1';
        wait for c_CLK_100MHZ_PERIOD / 2;
    end loop;
    wait;
end process p_clk_gen;

p_reset_gen : process
begin
    s_rst <= '0';
    wait for 20 ns;

    s_rst <= '1';
    wait for 12 ns;

    s_rst <= '0';
    wait for 30 ns;

    s_rst <= '1';
    wait for 12 ns;

    s_rst <= '0';
    wait;
end process p_reset_gen;

p_stimulus : process

```

```

begin
    report "Stimulus process started" severity note;

    s_t <= '0';
    wait for 51ns;
    s_t <= '1';
    wait for 49ns;

    s_t <= '0';
    wait for 51ns;
    s_t <= '1';
    wait for 49ns;

    s_t <= '0';
    wait for 51ns;
    s_t <= '1';
    wait for 49ns;


    s_t <= '0';
    wait for 51ns;
    s_t <= '1';
    wait for 49ns;

    s_t <= '0';
    wait for 99ns;
    s_t <= '1';
    wait for 101ns;

    report "Stimulus process finished" severity note;
    wait;
end process p_stimulus;

```

## Screenshot with waveforms



## Úkol 4: Shift register

