

Learn Git and GitHub without any code!

Using the Hello World guide, you'll start a branch, write comments, and open a pull request.

Read the guide

 [xmanas07](#) / [Digital-electronics-1](#)

CodeIssuesPull requestsActionsProjectsWikiSecurityInsightsSettings

 main ▾

...

[Digital-electronics-1](#) / [Labs](#) / [03-vivado](#) /



xmanas07 ...

7 minutes ago 

..



images

11 minutes ago



multiplexer

1 hour ago



README.md

7 minutes ago

README.md



Digital-electronics-1

úkol 1: Table with connection of 16 slide switches and 16 LEDs

LED	Connection	Switch	Connection
-----	------------	--------	------------

LED	Connection	Switch	Connection
LED0	H17	SW0	J15
LED1	K15	SW1	L16
LED2	J13	SW2	M13
LED3	N14	SW3	R15
LED4	R18	SW4	R17
LED5	V17	SW5	T18
LED6	U17	SW6	U18
LED7	U16	SW7	R13
LED8	V16	SW8	T8
LED9	T15	SW9	U8
LED10	U14	SW10	R16
LED11	T16	SW11	T13
LED12	V15	SW12	H6
LED13	V14	SW13	U12
LED14	V12	SW14	U11
LED15	V11	SW15	V10

úkol 2: 2bit wide 4-to-1 multiplexer

VHDL architecture (mux_2bit_4to1.vhd)

```
architecture Behavioral of mux_2bit_4to1 is
begin

    f_o <= a_i when sel_i = "00" else
           b_i when sel_i = "01" else
           c_i when sel_i = "10" else
           d_i;

end Behavioral;
```

VHDL stimulus proces (tb_mux_2bit_4to1.vhd)

```

p_stimulus : process
begin
    -- Report a note at the begining of stimulus process
    report "Stimulus process started" severity note;

    s_a <= "00"; s_b <= "01"; s_c <= "10"; s_d <= "11"; s_sel <= "00";
    wait for 250 ns;

    s_a <= "00"; s_b <= "01"; s_c <= "10"; s_d <= "11"; s_sel <= "00";
    s_sel <= "01";
    wait for 250 ns;


    s_a <= "00"; s_b <= "01"; s_c <= "10"; s_d <= "11"; s_sel <= "00";
    s_sel <= "10";
    wait for 250 ns;

    s_a <= "00"; s_b <= "01"; s_c <= "10"; s_d <= "11"; s_sel <= "00";
    s_sel <= "11";
    wait for 250 ns;

    report "Stimulus process finished" severity note;
    wait;
end process p_stimulus;


```

Screenshot with waveforms




úkol 3: Vivado tutorial

1. krok



2. krok



New Project

Create a New Vivado Project


This wizard will guide you through the creation of a new project.

To create a Vivado project you will need to provide a name and a location for your project files. Next, you will specify the type of flow you'll be working with. Finally, you will specify your project sources and choose a default part.

XILINX

? < Back Next > Finish Cancel

3. krok



New Project

Project Name

Enter a name for your project and specify a directory where the project data files will be stored.

Project name: project_1

Project location: C:/Documents/Labs/03-vivado

☒ Create project subdirectory

Project will be created at: C:/Documents/Labs/03-vivado/project_1

? < Back Next > Finish Cancel

4. krok

New Project

Project Type
Specify the type of project to create.

☒ **RTL Project**
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.

☐ Do not specify sources at this time

☐ Project is an extensible Vitis platform






☐ **Post-synthesis Project**
You will be able to add sources, view device resources, run design analysis, planning and implementation.

☐ Do not specify sources at this time

☐ **I/O Planning Project**
Do not specify design sources. You will be able to view part/package resources.

☐ **Imported Project**
Create a Vivado project from a Synplify, XST or ISE Project File.




☐ **Example Project**
Create a new Vivado project from a predefined template.

5. krok

New Project

Add Sources
Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.




Create Source File




Create a new source file and add it to your project.

File type: ☒ VHDL

File name:

File location:






  

☐ Scan and add RTL include files into project

☐ Copy sources into project

☒ Add sources from subdirectories

Target language: Simulator language:

6. krok

New Project

Add Constraints (optional)
Specify or create constraint files for physical and timing constraints.

+ | - | ↑ | ↓

Use Add Files or Create File buttons below

Add Files

Create File

☐ Copy constraints files into project

? < Back **Next >** Finish Cancel

7. krok

New Project

Default Part
Choose a default Xilinx part or board for your project.

Parts | **Boards**

[Reset All Filters](#)

Install/Update Boards

Vendor: All Name: All Board Rev: Latest


Search: Q-

Display Name	Preview	Vendor	File Version	Part	I/O Pin Count	Board Rev	Available IOBs
		digilentinc.com	1.1	xc7a35tcpg23b-1	23b	B.0	10b
Nexys A7-100T		digilentinc.com	1.0	xc7a100tcsg324-1	324	D.0	210
Nexys A7-50T		digilentinc.com	1.0	xc7a50tcsg324-1L	324	D.0	210
Nexys4		digilentinc.com	1.1	xc7a100tcsg324-1	324	B.1	210
Nexys4 DDR		digilentinc.com	1.1	xc7a100tcsg324-1	324	C.1	210


< >

? < Back **Next >** Finish Cancel


8. krok




9. krok




10. krok




11. krok



12. krok



13. krok



14. krok

