
xmanas07 / Digital-electronics-1



Digital-electronics-1

úkol 1: Preparation tasks

characteristic equations and complete truth tables for D, JK, T flip-flops

$$q_{n+1}^D = d$$

$$q_{n+1}^{JK}=j\overline{q}+\overline{k}q$$

$$q_{n+1}^T = t\overline{q} + \overline{t}q$$

clk	d	q(n)	q(n+1)	Comments
↑	0	0	0	Reset
1	0	1	0	Reset
1	1	0	1	Set

clk	d	q(n)	q(n+1)	Comments
↑	1	1	1	Set

clk	j	k	q(n)	q(n+1)	Comments
1	0	0	0	0	No change
1	0	0	1	1	No change
1	0	1	0	0	Reset
1	0	1	1	0	Reset
1	1	0	0	1	Set
1	1	0	1	1	Set
1	1	1	0	1	Toggle
1	1	1	1	0	Toggle

clk	t	q(n)	q(n+1)	Comments
1	0	0	0	No change
1	0	1	1	No change
1	1	0	1	Toggle
1	1	1	0	Toggle


úkol 2: D latch

p_d_latch process (d_latch)

VHDL reset and stimulus processes (tb_d_latch)

```
p_reset_gen : process
    begin
        s_arst <= '0';
        wait for 21 ns;
        s_arst <= '1';
        wait for 51 ns;
        s_arst <= '0';
        wait for 41 ns;
        s_arst <= '1';
        wait for 60 ns;
        s_arst <= '0';
        wait;
end process p_reset_gen;
p_stimulus : process
    begin
            s_d <= '0';
            s_clk <= '0';
            wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
            wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
            s clk <= '1';
            wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
            wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
            s_d <= '1';
            s_clk <= '0';
```

```
wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
            wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
            s_clk <= '1';
            wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
            wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
            report "Stimulus process finished" severity note;
            wait;
end process p_stimulus;
```



úkol 3: Flip-flops

d_ff_arst

p_d_ff_arst process (d_ff_arst)


VHDL clock, reset and stimulus processes (tb_d_ff_arst)

```
p_clk_gen : process
   begin
       while now < 750 ns loop
                                  -- 75 periods of 100MHz clock
            s_clk_100MHz <= '0';
            wait for c_CLK_100MHZ_PERIOD / 2;
            s_clk_100MHz <= '1';
            wait for c_CLK_100MHZ_PERIOD / 2;
        end loop;
       wait;
end process p_clk_gen;
p_reset_gen : process
   begin
       s_arst <= '0';
       wait for 21 ns;
        s_arst <= '1';
       wait for 51 ns;
        s arst <= '0';
       wait for 41 ns;
        s arst <= '1';
       wait for 60 ns;
        s_arst <= '0';
       wait;
end process p_reset_gen;
p_stimulus : process
   begin
        report "Stimulus process started" severity note;
            s d <= '0';
            wait for 20ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
            wait for 10ns;
            s_d <= '0';
            wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
            wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
```

```
wait for 10ns;
s_d <= '1';
wait for 10ns;
s_d <= '0';
wait for 10ns;
s_d <= '1';
wait for 10ns;
s_d <= '0';
wait for 10ns;
s_d <= '1';
wait for 10ns;
s d <= '0';
wait for 10ns;
s_d <= '1';
wait for 10ns;
s_d <= '0';
wait for 10ns;
s_d <= '1';
wait for 10ns;
s_d <= '0';
wait for 10ns;
s_d <= '1';
wait for 10ns;
s_d <= '0';
wait for 10ns;
s_d <= '1';
wait for 10ns;
s_d <= '0';
wait for 10ns;
s_d <= '1';
wait for 10ns;
s_d <= '0';
wait for 10ns;
s_d <= '1';
wait for 10ns;
s d <= '0';
wait for 10ns;
s d <= '1';
wait for 10ns;
s_d <= '0';
wait for 10ns;
s_d <= '1';
wait for 10ns;
s_d <= '0';
wait for 10ns;
s_d <= '1';
wait for 10ns;
s_d <= '0';
wait for 10ns;
s_d <= '1';
wait for 10ns;
s_d <= '0';
```

report "Stimulus process finished" severity note;

```
wait;
end process p_stimulus;
```



d_ff_rst

p_d_ff_rst process (d_ff_rst)

VHDL clock, reset and stimulus processes (tb_d_ff_rst)

```
s_arst <= '1';
        wait for 51 ns;
        s_arst <= '0';
        wait for 41 ns;
        s_arst <= '1';
        wait for 60 ns;
        s_arst <= '0';
        wait;
end process p_reset_gen;
p_stimulus : process
    begin
        report "Stimulus process started" severity note;
            s_d <= '0';
            wait for 20ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
            wait for 10ns;
            s d <= '0';
            wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s d <= '0';
            wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
            wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
            wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
            wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
            wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s d <= '0';
            wait for 10ns;
            s_d <= '1';
            wait for 10ns;
            s_d <= '0';
            wait for 10ns;
            s_d <= '1';
```

```
wait for 10ns;
        s d <= '0';
        wait for 10ns;
        s_d <= '1';
        wait for 10ns;
        s_d <= '0';
        wait for 10ns;
        s_d <= '1';
        wait for 10ns;
        s_d <= '0';
        wait for 10ns;
        s d <= '1';
        wait for 10ns;
        s_d <= '0';
        wait for 10ns;
        s_d <= '1';
        wait for 10ns;
        s_d <= '0';
        wait for 10ns;
        s_d <= '1';
        wait for 10ns;
        s_d <= '0';
        wait for 10ns;
        s_d <= '1';
        wait for 10ns;
        s_d <= '0';
        wait for 10ns;
        s_d <= '1';
        wait for 10ns;
        s_d <= '0';
report "Stimulus process finished" severity note;
    wait;
end process p_stimulus;
```



jk_ff_rst

p_jk_ff_rst process (jk_ff_rst)

```
p_jk_ff_rst : process (clk)
    begin
    if rising_edge(clk) then
```

VHDL clock, reset and stimulus processes (tb_jk_ff_rst)


```
p_clk_gen : process
   begin
       while now < 750 ns loop
                                  -- 75 periods of 100MHz clock
            s_clk_100MHz <= '0';
           wait for c_CLK_100MHZ_PERIOD / 2;
           s_clk_100MHz <= '1';
           wait for c_CLK_100MHZ_PERIOD / 2;
       end loop;
       wait;
   end process p_clk_gen;
p_reset_gen : process
   begin
       s rst <= '0';
       wait for 20 ns;
       s_rst <= '1';
       wait for 12 ns;
       s rst <= '0';
       wait for 30 ns;
       s_rst <= '1';
       wait for 12 ns;
        s_rst <= '0';
```

```
wait;
end process p_reset_gen;
p_stimulus : process
    begin
        report "Stimulus process started" severity note;
            s_j <= '0';
            s_k <= '0';
            wait for 20ns;
            s_j <= '0';
            s_k <= '1';
            wait for 20ns;
            s_j <= '1';
            s_k <= '0';
            wait for 20ns;
            s_j <= '1';
            s_k <= '1';
            wait for 20ns;
            s_j <= '0';
            s_k <= '0';
            wait for 20ns;
            s_j <= '0';
            s_k <= '1';
            wait for 20ns;
            s_j <= '1';
            s_k <= '0';
            wait for 20ns;
            s_j <= '1';
            s k <= '1';
            wait for 20ns;
            s_j <= '0';
            s_k <= '0';
            wait for 20ns;
            s_j <= '0';
            s_k <= '1';
            wait for 20ns;
            s_j <= '1';
            s_k <= '0';
            wait for 20ns;
            s_j <= '1';
            s_k <= '1';
            wait for 20ns;
            s_j <= '0';
```

```
s_k <= '0';
        wait for 20ns;
        s_j <= '0';
        s_k <= '1';
        wait for 20ns;
        s_j <= '1';
        s_k <= '0';
        wait for 20ns;
        s_j <= '1';
        s_k <= '1';
        wait for 20ns;
        s_j <= '0';
        s_k <= '0';
        wait for 20ns;
        s_j <= '0';
        s_k <= '1';
        wait for 20ns;
        s_j <= '1';
        s k <= '0';
        wait for 20ns;
        s_j <= '1';
        s_k <= '1';
        wait for 20ns;
report "Stimulus process finished" severity note;
```

wait; end process p_stimulus;

Screenshot with waveforms



t_ff_rst

```
p_t_ff_rst process ( t_ff_rst )
```

VHDL clock, reset and stimulus processes (tb_t_ff_rst)

```
p_clk_gen : process
   begin
       while now < 750 ns loop
                                   -- 75 periods of 100MHz clock
            s_clk_100MHz <= '0';
           wait for c_CLK_100MHZ_PERIOD / 2;
            s_clk_100MHz <= '1';
            wait for c_CLK_100MHZ_PERIOD / 2;
        end loop;
       wait;
   end process p_clk_gen;
p_reset_gen : process
   begin
       s_rst <= '0';
       wait for 20 ns;
        s rst <= '1';
       wait for 12 ns;
        s rst <= '0';
        wait for 30 ns;
        s rst <= '1';
       wait for 12 ns;
        s_rst <= '0';
       wait;
end process p_reset_gen;
p_stimulus : process
```

```
begin
    report "Stimulus process started" severity note;
        s_t <= '0';
        wait for 51ns;
        s_t <= '1';
        wait for 49ns;
        s_t <= '0';
        wait for 51ns;
        s_t <= '1';
        wait for 49ns;
        s_t <= '0';
        wait for 51ns;
        s_t <= '1';
        wait for 49ns;
        s_t <= '0';
        wait for 51ns;
        s_t <= '1';
        wait for 49ns;
        s_t <= '0';
        wait for 99ns;
        s_t <= '1';
        wait for 101ns;
report "Stimulus process finished" severity note;
    wait;
```

end process p_stimulus;



Úkol 4: Shift register

