

 xnanko00 / Digital-electronics-1

<> Code

! Issues

🔗 Pull requests

▶ Actions

📁 Projects

🛡 Security

📈 Insights

🔑 main ▾

Digital-electronics-1 / Labs / 02-logic /



xnanko00 uprava obrazkov ...

now

 History

..



README.md

now

README.md

1. cvičenie

Preparation tasks

2-bit comparator truth table

Dec. equivalent	B[1:0]	A[1:0]	B > A	B = A	B < A
0	0 0	0 0	0	1	0
1	0 0	0 1	0	0	1
2	0 0	1 0	0	0	1
3	0 0	1 1	0	0	1
4	0 1	0 0	1	0	0
5	0 1	0 1	0	1	0
6	0 1	1 0	0	0	1
7	0 1	1 1	0	0	1
8	1 0	0 0	1	0	0

Dec. equivalent	B[1:0]	A[1:0]	B > A	B = A	B < A
9	1 0	0 1	1	0	0
10	1 0	1 0	0	1	0
11	1 0	1 1	0	0	1
12	1 1	0 0	1	0	0
13	1 1	0 1	1	0	0
14	1 1	1 0	1	0	0
15	1 1	1 1	0	1	0

Canonical SoP and PoS

$$equal_{SoP}^{canon.} = (\overline{b_1} \cdot \overline{b_0} \cdot \overline{a_1} \cdot \overline{a_0}) + (\overline{b_1} \cdot b_0 \cdot \overline{a_1} \cdot a_0) + (b_1 \cdot \overline{b_0} \cdot a_1 \cdot \overline{a_0}) + (b_1 \cdot b_0 \cdot a_1 \cdot a_0)$$

$$less_{PoS}^{canon.} = (b_1 + b_0 + a_1 + a_0) \cdot (b_1 + \overline{b_0} + a_1 + a_0) \cdot (b_1 + \overline{b_0} + a_1 + \overline{a_0}) \cdot (\overline{b_1} + b_0 + a_1 + a_0) \cdot (\overline{b_1} + b_0 + a_1 + \overline{a_0}) \cdot (\overline{b_1} + b_0 + \overline{a_1} + a_0) \cdot (\overline{b_1} + \overline{b_0} + a_1 + a_0) \cdot (\overline{b_1} + \overline{b_0} + a_1 + \overline{a_0})$$

2. cvičenie

2-bit comparator

Karnaugh maps

B = A

Diagram showing a 4x4 truth table for a 2-bit comparator. The inputs are A1, A0, B1, and B0. The outputs are represented by horizontal and vertical lines above and to the left of the table.

	0	1	3	2
A1 \ B1 \ B0	1	0	0	0
A0	4	5	7	6
	0	1	0	0
	12	13	15	14
	0	0	1	0
	8	9	11	10
	0	0	0	1

$B > A$

Diagram showing a 4x4 truth table for the condition $B > A$. The inputs are A1, A0, B1, and B0. The outputs are represented by horizontal and vertical lines above and to the left of the table.

	0	1	3	2
A1 \ B1 \ B0	0	0	0	0
A0	4	5	7	6
	1	0	0	0
	12	13	15	14
	1	1	0	1
	8	9	11	10
	1	1	0	0

$B < A$

		A1			
B1	A0				
	B0	0	1	3	2
		0	1	1	1
		4	5	7	6
		0	0	1	1
		12	13	15	14
		0	0	0	0
		8	9	11	10
		0	0	1	0

SoP and PoS

PoS

		A1			
B1	A0				
	B0	0	1	3	2
		0	1	1	1
		4	5	7	6
		0	0	1	1
		12	13	15	14
		0	0	0	0
		8	9	11	10
		0	0	1	0

SoP

		A1			
B1	A0				
	B0	0	1	3	2
		0	0	0	0
		4	5	7	6
		1	0	0	0
		12	13	15	14
		1	1	0	1
		8	9	11	10
		1	1	0	0

$$greater_{SoP}^{min.} = (b_1 \cdot \overline{a_1}) + (b_1 \cdot b_0 \cdot \overline{a_0}) + (b_0 \cdot \overline{a_1} \cdot \overline{a_0})$$

$$less_{PoS}^{min.} = (\overline{b_1} + a_1) \cdot (\overline{b_0} + a_1) \cdot (\overline{b_1} + \overline{b_0}) \cdot (a_1 + a_0) \cdot (\overline{b_1} + a_0)$$

Eda playground link

<https://www.edaplayground.com/x/WiHE>

3. cvičenie

4-bit binary comparator

VHDL architecture (testbench.vhd)

```

entity comparator_2bit is
    port(
        a_i      : in  std_logic_vector(4 - 1 downto 0);
        b_i      : in  std_logic_vector(4 - 1 downto 0);

        -- COMPLETE ENTITY DECLARATION

        B_greater_A_o : out std_logic;
        B_equals_A_o  : out std_logic;
        B_less_A_o    : out std_logic      -- B is less than A
    );
end entity comparator_2bit;

-----
-- Architecture body for 2-bit binary comparator
-----
architecture Behavioral of comparator_2bit is
begin
    B_greater_A_o <= '1' when (b_i > a_i) else '0';
    B_equals_A_o  <= '1' when (b_i = a_i) else '0';
    B_less_A_o    <= '1' when (b_i < a_i) else '0';

    -- WRITE "GREATER" AND "EQUALS" ASSIGNMENTS HERE

end architecture Behavioral;

```

VHDL stimulus process (design.vhd)

```

p_stimulus : process
begin
    -- Report a note at the beginning of stimulus process
    report "Stimulus process started" severity note;

    s_b <= "0000"; s_a <= "0000"; wait for 100 ns;
    assert ((s_B_greater_A = '0') and (s_B_equals_A = '1') and (s_B_less
    report "Test failed for input combination: 0000, 0000" severity error;

```

```

s_b <= "0000"; s_a <= "0001"; wait for 100 ns;
assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less
report "Test failed for input combination: 0000, 0001" severity errc

s_b <= "0000"; s_a <= "0010"; wait for 100 ns;
assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less
report "Test failed for input combination: 0000, 0010" severity errc

s_b <= "0000"; s_a <= "0011"; wait for 100 ns;
assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less
report "Test failed for input combination: 0000, 0011" severity errc

s_b <= "0000"; s_a <= "0100"; wait for 100 ns;
assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less
report "Test failed for input combination: 0000, 0100" severity errc

s_b <= "0000"; s_a <= "0101"; wait for 100 ns;
assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less
report "Test failed for input combination: 0000, 0101" severity errc

s_b <= "0000"; s_a <= "0110"; wait for 100 ns;
assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less
report "Test failed for input combination: 0000, 0110" severity errc

s_b <= "0000"; s_a <= "0111"; wait for 100 ns;
assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less
report "Test failed for input combination: 0000, 0111" severity errc

s_b <= "0000"; s_a <= "1000"; wait for 100 ns;
assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less
report "Test failed for input combination: 0000, 1000" severity errc

.
.
.

s_b <= "1111"; s_a <= "1110"; wait for 100 ns;
assert ((s_B_greater_A = '1') and (s_B_equals_A = '0') and (s_B_less
report "Test failed for input combination: 1111, 1110" severity errc

s_b <= "1111"; s_a <= "1111"; wait for 100 ns;
assert ((s_B_greater_A = '0') and (s_B_equals_A = '1') and (s_B_less
report "Test failed for input combination: 1111, 1111" severity errc

-- Report a note at the end of stimulus process
report "Stimulus process finished" severity note;
wait;
end process p_stimulus;

```

Simulation console output

```
[2021-02-19 12:05:21 EST] ghd1 -i design.vhd testbench.vhd && ghd1 -m tb_comparator_2bit && ghd1 -r tb_comparator_2bit --vcd=dump.vcd && sed -i 's/^U/X/g; s/^~/X/g; s/^H/1/g; s/^L/0/g' dump.vcd
analyze design.vhd
analyze testbench.vhd
elaborate tb_comparator_2bit
testbench.vhd:51:9:80ms:(report note): Stimulus process started
testbench.vhd:1075:16:825600ns:(assertion error): Test failed for input combination: 1111, 1111
testbench.vhd:1080:9:825600ns:(report note): Stimulus process finished
Finding VCD file...
./dump.vcd
[2021-02-19 12:05:24 EST] Opening EPWave...
Done
```

Eda playground link

<https://www.edaplayground.com/x/YtPm>