



Figure with connection of RGB LEDs on Nexys A7 board

RGB LED	Artix-7 pin names	Red	Yellow	Green
LD16	N15, M16, R12	1,0,0	1,1,0	0,1,0
LD17	N16, R11, G14	1,0,0	1,1,0	0,1,0



Traffic light controller

State diagram



Listing of VHDL code of sequential process p_traffic_fsm

```
p_traffic_fsm : process(clk)
begin
    if rising_edge(clk) then
         if (reset = '1') then -- Synchronous reset
             s_state <= STOP1 ;
s_cnt <= c_ZERO;</pre>
                                      -- Set initial state
                                       -- Clear all bits
         elsif (s_en = '1') then
             case s_state is
                  when STOP1 =>
                      if (s_cnt < c_DELAY_1SEC) then</pre>
                           s_cnt <= s_cnt + 1;</pre>
                      else
                           s_state <= WEST_GO;</pre>
                           s_cnt <= c_ZERO;</pre>
                      end if;
```


```
when WEST_GO =>
              if (s_cnt < c_DELAY_4SEC) then</pre>
                   s_cnt <= s_cnt + 1;
              else
                   s_state <= WEST_WAIT;</pre>
                   s_cnt <= c_ZERO;</pre>
              end if;
         when WEST WAIT =>
              if (s_cnt < c_DELAY_2SEC) then</pre>
                   s_cnt <= s_cnt + 1;</pre>
              else
                   s_state <= STOP2;</pre>
                   s_cnt <= c_ZERO;</pre>
              end if;
         when STOP2 =>
              if (s_cnt < c_DELAY_1SEC) then</pre>
                   s_cnt <= s_cnt + 1;</pre>
              else
                   s_state <= SOUTH_GO;</pre>
                   s cnt <= c ZERO;
              end if;
         when SOUTH GO =>
              if (s_cnt < c_DELAY_4SEC) then</pre>
                   s_cnt <= s_cnt + 1;</pre>
              else
                   s_state <= SOUTH_WAIT;</pre>
                   s_cnt <= c_ZERO;</pre>
              end if;
         when SOUTH WAIT =>
              if (s_cnt < c_DELAY_2SEC) then</pre>
                   s_cnt <= s_cnt + 1;</pre>
              else
                   s_state <= STOP1;</pre>
                   s_cnt <= c_ZERO;</pre>
              end if;
         when others =>
              s_state <= STOP1;</pre>
    end case;
end if; -- Synchronous reset
```

```
end if; -- Rising edge
end process p_traffic_fsm;
```

Listing of VHDL code of combinatorial process p_output_fsm

```
p_output_fsm : process(s_state)
begin
    case s_state is
         when STOP1 =>
              south_o <= c_RED;</pre>
              west_o <= c_RED;</pre>
         when WEST_GO =>
              south_o <= c_RED;</pre>
              west_o <= c_GREEN;</pre>
         when WEST_WAIT =>
              south o <= c RED;
              west_o <= c_YELLOW;</pre>
         when STOP2 =>
              south_o <= c_RED;</pre>
             west_o <= c_RED;</pre>
         when SOUTH GO =>
              south_o <= c_GREEN;</pre>
             west_o <= c_RED;</pre>
         when SOUTH_WAIT =>
              south_o <= c_YELLOW;</pre>
              west o <= c RED;
         when others =>
              south_o <= c_RED;</pre>
              west_o <= c_RED;</pre>
    end case;
end process p output fsm;
```

Screenshot(s) of the simulation




Smart controller

State table

Current state	Direction South	Direction West	Delay	No Cars	Cars to West	Cars Sout
STOP1	red	red	1 sec	OPTION1	OPTION1	OPTIC
WEST_GO	red	green	4 sec	WEST_GO	WEST_GO	WEST_h
WEST_WAIT	red	yellow	2 sec	STOP2	STOP2	STOF
STOP2	red	red	1 sec	OPTION2	OPTION2	OPTIC
SOUTH_GO	green	red	4 sec	SOUTH_GO	SOUTH_WAIT	SOUTH _.
SOUTH_WAIT	yellow	red	2 sec	STOP1	STOP1	STOF
OPTION1	red	red	0 sec	WEST_GO	WEST_GO	SOUTH _.
OPTION2	red	red	0 sec	SOUTH_GO	WEST_GO	SOUTH _.
▼						>

State diagram



Listing of VHDL code of sequential process $p_smart_traffic_fsm$

```
p_smart_traffic_fsm : process(clk)
begin
    if rising_edge(clk) then
        if (reset = '1') then
                                     -- Synchronous reset
                                    -- Set initial state
            s_state <= STOP1 ;</pre>
            s_cnt <= c_ZERO;</pre>
                                     -- Clear all bits
        elsif (s_en = '1') then
            case s_state is
                 when STOP1 =>
                     if (s_cnt < c_DELAY_1SEC) then</pre>
                          s_cnt <= s_cnt + 1;</pre>
                     else
                          s state <= OPTION1;
                         s_cnt
                                  <= c_ZERO;
```

```
end if;
 when OPTION1 =>
    if(SW = "00" OR SW = "01" or SW = "11") then
         s_state <= WEST_GO;</pre>
    elsif(SW = "10") then
         s_state <= SOUTH_GO;</pre>
    end if:
when WEST GO =>
    if (s_cnt < c_DELAY_4SEC) then</pre>
         s_cnt <= s_cnt + 1;</pre>
    elsif(SW = "00" \text{ or } SW = "01") \text{ then}
         s state <= WEST GO;
         s_cnt <= c_ZERO;</pre>
    elsif(SW = "10" or SW = "11") then
         s_state <= WEST_WAIT;</pre>
         s_cnt <= c_ZERO;</pre>
    end if;
    when WEST_WAIT =>
    if (s_cnt < c_DELAY_2SEC) then</pre>
         s_cnt <= s_cnt + 1;
    else
         s_state <= STOP2;</pre>
         s_cnt <= c_ZERO;</pre>
    end if;
    when STOP2 =>
    if (s_cnt < c_DELAY_1SEC) then</pre>
         s_cnt <= s_cnt + 1;
    else
         s_state <= OPTION2;</pre>
         s_cnt <= c_ZERO;</pre>
    end if;
    when OPTION2 =>
    if(SW = "00" OR SW = "10" or SW = "11") then
         s_state <= SOUTH_GO;</pre>
    elsif(SW = "01") then
         s state <= WEST GO;
    end if;
    when SOUTH_GO =>
    if (s_cnt < c_DELAY_4SEC) then</pre>
```

```
s_cnt <= s_cnt + 1;</pre>
                       elsif(SW = "00" \text{ or } SW = "10") \text{ then}
                            s_state <= SOUTH_GO;</pre>
                            s_cnt <= c_ZERO;</pre>
                       elsif(SW = "01" or SW = "11") then
                            s_state <= SOUTH_WAIT;</pre>
                            s_cnt <= c_ZERO;</pre>
                       end if;
                       when SOUTH_WAIT =>
                       if (s_cnt < c_DELAY_2SEC) then</pre>
                            s_cnt <= s_cnt + 1;
                       else
                            s_state <= STOP1;</pre>
                            s_cnt <= c_ZERO;</pre>
                       end if;
                  when others =>
                       s_state <= STOP1;</pre>
              end case;
         end if; -- Synchronous reset
    end if; -- Rising edge
end process p_smart_traffic_fsm;
```