

xmarek71 / Digital-electronics1





Display driver

Listing of VHDL code of the process p_mux with syntax highlighting

```
p_mux : process(s_cnt, data0_i, data1_i, data2_i, data3_i, dp_i)
    begin
         case s_cnt is
              when "11" =>
                   s_hex <= data3_i;</pre>
                   dp_o \leftarrow dp_i(3);
                   dig o <= "0111";
              when "10" =>
                   s_hex <= data2_i;</pre>
                   dp_o \leftarrow dp_i(2);
                   dig_o <= "1011";</pre>
              when "01" =>
                   s_hex <= data1_i;</pre>
                   dp_o \leftarrow dp_i(1);
                   dig_o <= "1101";</pre>
              when others =>
                   s_hex <= data0_i;</pre>
                   dp_o \leftarrow dp_i(0);
                   dig_o <= "1110";
```


```
end case;
end process p_mux;
```

Listing of VHDL testbench file tb_driver_7seg_4digits with syntax highlighting and asserts

```
library ieee;
use ieee.std logic 1164.all;
entity tb_driver_7seg_4digits is
end entity tb driver 7seg 4digits;
architecture testbench of tb driver 7seg 4digits is
    constant c_CLK_100MHZ_PERIOD : time := 10 ns;
    signal s_clk_100MHz : std_logic;
    signal s reset : std logic;
    signal s_data0 : std_logic_vector(4 - 1 downto 0);
signal s_data1 : std_logic_vector(4 - 1 downto 0);
signal s_data2 : std_logic_vector(4 - 1 downto 0);
                          : std_logic_vector(4 - 1 downto 0);
    signal s data3
    signal s dp i
                          : std logic vector(4 - 1 downto 0);
    signal s_dp_o
                          : std_logic;
    signal s_seg_o
                          : std_logic_vector(7 - 1 downto 0);
                          : std_logic_vector(4 - 1 downto 0);
    signal s_dig
begin
    uut_driver_7seg_4digits : entity work.driver_7seg_4digits
         port map(
             clk => s clk 100MHz,
             reset => s_reset,
             data0_i => s_data0,
             data1 i => s data1,
             data2 i => s data2,
             data3_i => s_data3,
             dp_i \Rightarrow s_dp_i
             dp_o => s_dp_o,
             seg_o => s_seg_o,
             dig o => s dig
         );
```

```
______
  -- Clock generation process
  ______
  p_clk_gen : process
  begin
     while now < 750 ns loop
        s clk 100MHz <= '0';
        wait for c_CLK_100MHZ_PERIOD / 2;
        s clk 100MHz <= '1';
        wait for c_CLK_100MHZ_PERIOD / 2;
     end loop;
     wait;
  end process p_clk_gen;
   -----
  -- Reset generation process
  ______
  p_reset_gen : process
  begin
     s reset <= '0';
     wait for 28 ns;
     s_reset <= '1';</pre>
     wait for 53 ns;
     s_reset <= '0';</pre>
     wait;
  end process p_reset_gen;
    -- Data generation process
  ______
  p stimulus : process
  begin
     report "Stimulus process started" severity note;
     s_data3 <= "0011";
     s data2 <= "0001";
     s_data1 <= "0100";
     s_data0 <= "0010";
     s_dp_i <= "0111";
     report "Stimulus process finished" severity note;
     wait;
  end process p stimulus;
end architecture testbench;
```

Screenshot with simulated time waveforms



Listing of VHDL architecture of the top layer

```
architecture Behavioral of top is
begin
     driver_seg_4 : entity work.driver_7seg_4digits
           port map(
                clk
                               => CLK100MHZ,
                reset
                               => BTNC,
                data0 i(3) \Rightarrow SW(3),
                data0_i(2) \Rightarrow SW(2),
                data0 i(1) \Rightarrow SW(1),
                data0_i(0) \Rightarrow SW(0),
                data1_i(3) \Rightarrow SW(7),
                data1_i(2) \Rightarrow SW(6),
                data1 i(1) \Rightarrow SW(5),
                data1_i(0) \Rightarrow SW(4),
                data2_i(3) \Rightarrow SW(11),
                data2_i(2) \Rightarrow SW(11),
                data2 i(1) \Rightarrow SW(9),
                data2_i(0) \Rightarrow SW(8),
                data3_i(3) \Rightarrow SW(15),
                data3_i(2) \Rightarrow SW(14),
                data3 i(1) \Rightarrow SW(13),
                data3_i(0) \Rightarrow SW(12),
                dp_i => "0111",
                dp_o \Rightarrow DP,
                seg_o(6) \Rightarrow CA,
                seg_o(5) \Rightarrow CB,
                seg_o(4) \Rightarrow CC,
                seg_o(3) \Rightarrow CD,
                seg o(2) \Rightarrow CE,
```

```
seg_o(1) => CF,
seg_o(0) => CG,

dig_o => AN(4 - 1 downto 0)
);
AN(7 downto 4) <= b"1111";
end architecture Behavioral;</pre>
```


Image of the driver schematic

