



國立台灣科技大學

計算機組織

指導教授：陳雅淑 教授

計算機組織作業PA1報告

班 級	:	四電機三甲
學 生	:	呂佳祐
學 號	:	B11107055
乘法器	:	Area: 2408.630、Slack: 4.3850
除法器	:	Area: 2570.358、Slack: 4.5649

Part1. Multiplier

A. 32-bit Multiplicand Register

```
1 module Multiplicand(  
2     output reg [31:0] Multiplicand_out,  
3     input [31:0] Multiplicand_in,  
4     input clk,  
5     input Reset,  
6     input W_ctrl  
7 );  
8     always @(*) begin  
9         if (Reset)  
10            Multiplicand_out = 32'b0;  
11        else if (W_ctrl)  
12            Multiplicand_out = Multiplicand_in;  
13    end  
14 endmodule
```

Multiplicand.v 程式碼

Multiplicand Register 用於暫存外部輸入之被乘數值。若 Reset 為 1 時，則輸出至 ALU 的 Multiplicand_out 重設為 0；若 W_ctrl 為 1 時，則暫存器會將被乘數值寫入進 ALU。

B. Arithmetic Logic Unit

```
1 module ALU(  
2     output reg [31:0] Result,  
3     output reg Carry,  
4     input [31:0] Src_1, Src_2,  
5     input [5:0] Funct,  
6     input clk  
7 );  
8     assign Carry = 0;  
9     always @(*) begin  
10        case(Funct)  
11            6'b000001: {Carry, Result} = Src_1 + Src_2;  
12            6'b000000: {Carry, Result} = {1'b0, Src_1};  
13            default: {Carry, Result} = {Carry, Result};  
14        endcase  
15    end  
16 endmodule
```

ALU.v 程式碼

ALU 將輸入訊號 Src_1 與 Src_2 根據 Funct 值做對應的運算。當 Funct 為 "000000" 時，將輸出結果 Result 重設為 Src_1 的值，並將

Carry 重整為 0；若 Funct 為”000001”時，將 Src_1 與 Src_2 相加，並將加法結果傳入 Result，進位位元傳入 Carry。

C. 64-bit Product Register

```
1 module Product(  
2     output reg [63:0] Product_out,  
3     output reg LSB,  
4     input [31:0] Multiplier_in,  
5     input [31:0] ALU_result,  
6     input ALU_carry,  
7     input SRL_ctrl,  
8     input W_ctrl,  
9     input Ready,  
10    input Reset,  
11    input clk  
12 );  
13 reg pre_carry = 0;  
14 assign LSB = Product_out[0];  
15 always @(posedge clk) begin  
16     pre_carry <= ALU_carry;  
17     if (Reset) begin  
18         pre_carry <= 0;  
19         Product_out[31:0] <= Multiplier_in;  
20         Product_out[63:32] <= 32'b0;  
21     end  
22     else if (!Ready) begin  
23         if (W_ctrl) begin  
24             Product_out[63:32] <= ALU_result;  
25         end  
26         else if (SRL_ctrl) Product_out <= {pre_carry, Product_out[63:1]};  
27     end  
28 end  
29 endmodule
```

Product.v 程式碼

Product Register 用於儲存乘積。為了節省元件，將乘數合併進暫存器的前 32-bit 裡，並透過 Controller 的控制，經過一系列演算後，會得到正確乘積。暫存器提供乘積的第一位元給控制器參考，使其得以決策。當 Reset 為 1 時，初始化暫存器，將旗標重設為 0，並將輸入的乘數傳進乘積的前 32-bit，並將後 32-bit 設為 0。程式演算未完成時，若 W_ctrl 為 1，則將 ALU 的結果寫進暫存器；若 SRL_ctrl 為 1 時，則將乘積向左移一位元。

D. Controller

```
1 module Control(  
2     output reg [5:0] Addu_ctrl,  
3     output reg SRL_ctrl, W_ctrl, Ready,  
4     input Run, Reset, clk, LSB  
5 );  
6     integer count = 1;  
7     reg has_W_ctrl = 0;  
8     always @(posedge clk) begin  
9         if(Reset) begin  
10             Addu_ctrl <= 6'b0;  
11             SRL_ctrl <= 0;  
12             W_ctrl <= 0;  
13             Ready <= 0;  
14         end  
15         else if(Run) begin  
16             if(count > 32) Ready <= 1;  
17             else begin  
18                 W_ctrl <= 1;  
19                 SRL_ctrl <= 0;  
20                 if (has_W_ctrl) begin  
21                     count <= count + 1;  
22                     Addu_ctrl <= (LSB) ? 6'b000001 : 6'b000000;  
23                     W_ctrl <= 0;  
24                     SRL_ctrl <= 1;  
25                     has_W_ctrl <= 0;  
26                 end else has_W_ctrl <= 1;  
27             end  
28         end else count <= 0;  
29     end  
30 endmodule
```

Control.v 程式碼

Controller 根據輸入、現在狀態與旗標，決定其輸出，使其控制各模組以完成乘法演算。控制器在每一 repetition 會先檢查乘積的第一位元是否為 1，若是，則向 ALU 下加法指令，令被乘數與乘積左半部相加，並將相加結果放回乘積左半部，再將整個乘積向右移；若不是 1，則直接將整個乘積向右移。每次 repetition 都會先將 W_ctrl 設為 1，使 Product Register 都能先重載上回計算後，ALU 輸出的結果。每次 repetition 都會計數迴圈次數，若超過 32 次，則代表運算完成，將 Ready 設為 1。

E. 32-bit Unsigned Complete Multiplier

甲、主程式

```
1 module CompMultiplier(                                     31 );
2 // Outputs                                                32
3 output [63:0] Product,                                     33
4 output Ready,                                             34
5 // Inputs                                                35
6 input [31:0] Multiplicand, Multiplier,                   36
7 input Run, Reset, clk                                     37
8 );                                                        38
9 wire [31:0] Src_1, Src_2, Result;                         39
10 wire [5:0] Funct;                                         40
11 wire W_ctrl, LSB, SRL_ctrl, Carry;                       41
12 assign Src_1 = Product[63:32];                           42
13 Multiplicand MultiplicandRegister (                      43
14     .Multiplicand_out(Src_2),                             44
15     .Multiplicand_in(Multiplicand),                       45
16     .clk(clk),                                             46
17     .Reset(Reset),                                         47
18     .W_ctrl(W_ctrl)                                       48
19 );                                                        49
20 Product ProductRegister (                                50
21     .Multiplier_in(Multiplier),                            endmodule
22     .Product_out(Product),
23     .LSB(LSB),
24     .ALU_result(Result),
25     .ALU_carry(Carry),
26     .SRL_ctrl(SRL_ctrl),
27     .W_ctrl(W_ctrl),
28     .Ready(Ready),
29     .Reset(Reset),
30     .clk(clk)
```

CompMultiplier.v 程式碼

CompMultiplier 將各 module 透過內部接線，使對應接腳相連，組合成一個功能完整的乘法器。

乙、Testbench and Simulation

```
1 `timescale 10 ns / 1 ns
2 // Declarations
3 `define DELAY      3 // # * timescale
4 `define INPUT_FILE "testbench/tb_CompMultiplier.in"
5 `define OUTPUT_FILE "testbench/tb_CompMultiplier.out"
6 // Declaration
7 `define LOW      1'b0
8 `define HIGH     1'b1
9 module tb_CompMultiplier;
10 // Inputs
11 reg Reset, Run;
12 reg [31:0] Multiplicand, Multiplier;
13 // Outputs
14 wire [63:0] Product;
15 wire Ready;
16 // Clock
17 reg clk = `LOW;
18 // Testbench variables
19 reg [63:0] read_data;
20 integer input_file;
21 integer output_file;
22 integer i;
23 // Instantiate the Unit Under Test (UUT)
24 CompMultiplier UUT(
25     // Outputs
26     .Product(Product),
27     .Ready(Ready),
28     // Inputs
29     .Multiplicand(Multiplicand),
30     .Multiplier(Multiplier),
31     .Run(Run),
32     .Reset(Reset),
33     .clk(clk)
34 );
```

tb_CompMultiplier.v 程式碼—初始化

設定時間單位 10ns、時間精度 1ns。設定各常數與變數，並接線至 CompMultiplier 模組。

```
35     initial
36     begin : Preprocess
37         // Initialize inputs
38         Reset      = `LOW;
39         Run         = `LOW;
40         Multiplicand = 32'd0;
41         Multiplier  = 32'd0;
42         // Initialize testbench files
43         input_file  = $fopen(`INPUT_FILE, "r");
44         output_file = $fopen(`OUTPUT_FILE);
45         #`DELAY;    // Wait for global reset to finish
46     end
47     always
48     begin : ClockGenerator
49         #`DELAY;
50         clk <= ~clk;
51     end
```

tb_CompMultiplier.v 程式碼—檔案處理與時鐘

Preprocess 負責將各變數設為 0，並開啟 tb_CompMultiplier.in、tb_CompMultiplier.out 檔案。


ClockGenerator 產生週期為 6 個時間單位的時鐘。

```
52     always
53     begin : StimuliProcess
54         // Start testing
55         while (!$feof(input_file))
56         begin
57             $fscanf(input_file, "%x\n", read_data);
58             @(posedge clk); // Wait clock
59             {Multiplicand, Multiplier} = read_data;
60             Reset = `HIGH;
61             @(posedge clk); // Wait clock
62             Reset = `LOW;
63             @(posedge clk); // Wait clock
64             Run = `HIGH;
65             @(posedge Ready); // Wait ready
66             Run = `LOW;
67         end
68         #`DELAY; // Wait for result stable
69         // Close output file for safety
70         $fclose(output_file);
71         // Stop the simulation
72         $stop();
73     end
74     always @(posedge Ready)
75     begin : Monitoring
76         $display("Multiplicand:%d, Multiplier:%d", Multiplicand, Multiplier);
77         $display("result:%d", Product);
78         $fdisplay(output_file, "%x", Product);
79     end
80 endmodule
```

tb_CompMultiplier.v 程式碼—模擬測試與輸出結果

StimuliProcess 將從 tb_CompMultiplier.in 讀取的測試向量，輸入至 CompMultiplier。每筆輸入資料都會等到 Controller 將 Ready 設為 1，才會測試下筆資料。

Monitoring 將運算結果輸出至終端，並一一儲存於 tb_CompMultiplier.out 檔。



可以從波型看到乘積在演算過程中變化了很多次，直到最後算出結果為止。從結果來看 $4CB390D1 * 65FF2E8D$ 確實是 $1E8F4CF2381B511D$ ，而且 Ready 也有在運算結束後變為 1，可以斷定乘法器運算功能正常。

Part2. Divider

A. 32-bit Divisor Register

```

1  module Divisor(
2      output reg [31:0] Divisor_out,
3      input reg [31:0] Divisor_in,
4      input Reset, W_ctrl, clk
5  );
6      always @(*) begin
7          if(Reset) Divisor_out = 32'b0;
8          else if(W_ctrl) Divisor_out = Divisor_in;
9      end
10 endmodule

```

Divisor.v 程式碼

Divisor Register 用於暫存來自輸入的除法數訊號，並將訊號傳遞給 ALU 運算。當 Reset 為 1 時，Divisor_out 會被重設為 0；當 W_ctrl 為 1 時，則 Divisor_out 會被設為輸入訊號 Divisor_in 的值。

B. Arithmetic Logic Unit

```

1 module ALU(
2     output reg [31:0] Result,
3     output reg Carry, Neg_Rem,
4     inout reg [31:0] Src_1,
5     input [31:0] Src_2,
6     input [5:0] Subu_ctrl,
7     input clk
8 );
9     assign Carry = 0, Neg_Rem = 0;
10    assign Result = Src_1;
11    reg signed [63:0] Result_signed;
12    assign Result_signed = Result;
13    always @(*) begin
14        case(Subu_ctrl)
15            6'b000000: {Carry, Result} = {Carry, Result};
16            6'b000001: begin
17                Carry = 0;
18                Result = Src_1 + Src_2;
19                Result_signed = Result;
20            end
21            6'b000010: begin
22                Carry = 1;
23                Result = Src_1 - Src_2;
24                Result_signed = Src_1 - Src_2;
25            end
26            6'b000011: begin
27                Carry = 0;
28                Neg_Rem = 0;
29                Result = Src_1;
30                Result_signed = Result;
31            end
32            default: {Carry, Result} = {Carry, Result};
33        endcase
34        if (Result_signed < 0) begin
35            Neg_Rem = 1;
36        end
37        else begin
38            Neg_Rem = 0;
39        end
40    end
41 endmodule

```

ALU.v 程式碼

ALU 用於對兩輸入 Src_1、Src_2 的值做運算，並依接收到的 Funct 值，對應其指定的運算功能。此外，為使 Remainder Register 與 Controller 得知運算結果是否為負數，以判斷應對措施，而輸出 Neg_Rem 旗標。以下表格整理出各 Funct 值對應功能。

Funct (Binary)	對應功能
000000	使輸出結果與 Carry 保持原本狀態。
000001	相加兩輸入訊號，並輸出結果。使 Carry 保持為 1。
000010	相減兩輸入訊號，並輸出結果。使 Carry 保持為 0。
000011	重設所有輸出，使其回到初始狀態。

C. 64-bit Remainder Register

```
1 module Remainder(  
2     output reg [63:0] Remainder_out,  
3     input [31:0] ALU_result,  
4     input [31:0] Dividend_in,  
5     input ALU_carry, SLL_ctrl, SRL_ctrl, W_ctrl, Ready, Reset, clk, Neg_Rem  
6 );  
7     reg signed [31:0] ALU_result_signed;  
8     reg SLL_Edge_Carry = 0;  
9     assign ALU_result_signed = ALU_result;  
10 always @(posedge clk) begin  
11     if (Reset) Remainder_out <= {32'b0, Dividend_in};  
12     else if (Ready) Remainder_out <= Remainder_out;  
13     else if (W_ctrl) Remainder_out <= {ALU_result, Remainder_out[31:0]};  
14     else if (SLL_ctrl) {SLL_Edge_Carry, Remainder_out} <= {Remainder_out[63:0], ALU_carry};  
15     else if (SRL_ctrl) Remainder_out <= {SLL_Edge_Carry, Remainder_out[63:33], Remainder_out[31:0]};  
16 end  
17 endmodule
```

Remainder.v 程式碼

Remainder Register 用於暫存餘數與商的值，為節省空間，一開始會將被除數放入暫存器的後 32-bit 中。當 Reset 為 1 時，Remainder_out 會被重設至左半部為 0、右半部為被除數。若 Ready 為 1 時，代表整體除法運算完成，則 Remainder_out 保持原本狀態。若 W_ctrl 為 1 時，暫存器讀取 ALU 運算結果，並放入 Remainder_out 左半部，右半部則維持原狀。若 SLL_ctrl 為 1，則整體 Remainder_out 向左移；最右一位元會被移入 Carry，當 ALU 相減後結果為負數，則 Carry 為 0，若為正數，則 Carry 為 1。且左移後會保存被移出的位元，以確保最後右移時不會出錯。若 SRL_ctrl 為 1，則僅 Remainder_out 左半部往右移。

D. Controller

```
1 module Control(  
2     output reg [5:0] Subu_ctrl,  
3     output reg W_ctrl, SLL_ctrl, SRL_ctrl, Ready,  
4     input Run, Reset, clk, Neg_Rem  
5 );  
6     reg is_initialize = 0, is_first_round = 1, is_second_round_sub = 0,  
7     is_second_round_write = 0, is_third_round_sub = 0,  
8     is_third_round_write = 0, is_done_round_sll = 0,  
9     is_done_round_write = 0, is_final_done_SRL = 0;  
10     integer count = 1;  
11     always @(posedge clk) begin  
12         if (Reset) begin  
13             Subu_ctrl <= 6'b000000;  
14             W_ctrl <= 1;  
15             SLL_ctrl <= 0;  
16             SRL_ctrl <= 0;  
17             Ready <= 0;  
18             is_initialize <= 0;  
19             is_first_round <= 1;  
20             is_second_round_sub <= 0;  
21             is_second_round_write <= 0;  
22             is_third_round_sub <= 0;  
23             is_third_round_write <= 0;  
24             is_done_round_sll <= 0;  
25             is_done_round_write <= 0;  
26             is_final_done_SRL <= 0;  
27             count <= 1;  
28         end  
29     end
```

Control.v 程式碼

```

27 else if(Run) begin
28     // first, let ALU get remainder_out
29     if (SLL_ctrl) SLL_ctrl <= 0;
30     else if(W_ctrl) W_ctrl <= 0;
31     else if(Subu_ctrl != 6'b000000) Subu_ctrl <= 6'b000000;
32     // first round
33     else if(is_first_round) begin
34         is_first_round <= 0;
35         SLL_ctrl <= 1;
36         is_second_round_sub <= 1;
37     end
38     // second round
39     else if(is_second_round_sub) begin
40         is_second_round_sub <= 0;
41         Subu_ctrl <= 6'b000010; // subtract
42         is_second_round_write <= 1;
43     end
44     else if(is_second_round_write) begin
45         is_second_round_write <= 0;
46         W_ctrl <= 1;
47         is_third_round_sub <= 1;
48     end
49     // third round
50     else if(is_third_round_sub) begin
51         is_third_round_sub <= 0;
52         Subu_ctrl <= (Neg_Rem) ? 6'b000001 : 6'b000000;
53         is_third_round_write <= 1;
54     end
55
56     else if(is_third_round_write) begin
57         is_third_round_write <= 0;
58         W_ctrl <= 1;
59         is_done_round_all <= 1;
60     end
61     // final
62     else if(is_done_round_sll) begin
63         is_done_round_sll <= 0;
64         SLL_ctrl <= 1;
65         is_done_round_write <= 1;
66     end
67     else if(is_done_round_write) begin
68         is_done_round_write <= 0;
69         W_ctrl <= 1;
70         count <= count + 1;
71         is_second_round_sub <= 1;
72     end
73
74     // check count
75     if (count > 32) begin
76         is_second_round_sub <= 0;
77         if(!is_final_done_SRL) begin
78             SRL_ctrl <= 1;
79             is_final_done_SRL <= 1;
80         end else begin
81             SRL_ctrl <= 0;
82             Ready <= 1;
83         end
84     end
85 endmodule

```

Control.v 程式碼

Controller 根據輸入值、當前狀態，判斷其應輸出的值，相當於個模組的樞紐。當 Reset 為 1 時，所有旗標及變數初始化。當 Reset 結束，開始執行程式時，會分各狀態一一執行。且每次 W_ctrl、SLL_ctrl 設為 1 後，會等待 1 個時鐘週期的時間，才進入下個狀態，這麼做是為了能讓 Remainder 及 ALU 正常讀入運算後的值。所有狀態執行完後，代表一個 repetition 的結束，這時會將計數器加一，並判斷迴圈次數有無大於 32。若有，則會先將 Remainder 左半部向右移，再將 Ready 設為 1；若無，則繼續進入下個循環，並從狀態二(second round)開始。

E. 32-bit Unsigned Complete Divider

甲、主程式

```

1 module CompDivider(
2     // Outputs
3     output [31:0] Quotient,
4     output [31:0] Remainder,
5     output Ready,
6     // Inputs
7     input [31:0] Dividend,
8     input [31:0] Divisor,
9     input Run,
10    input Reset,
11    input clk
12);
13 wire [63:0] Remainder_out;
14 wire [31:0] Divisor_out, ALU_result;
15 wire [5:0] Subu_ctrl;
16 wire W_ctrl, SLL_ctrl, SRL_ctrl, Neg_Rem, ALU_Carry;
17 assign Quotient = Remainder_out[31:0];
18 assign Remainder = Remainder_out[63:32];
19 Divisor DivisorRegister(
20     .Divisor_out(Divisor_out),
21     .Divisor_in(Divisor),
22     .Reset(Reset),
23     .W_ctrl(W_ctrl),
24     .clk(clk)
25);
26 Remainder RemainderRegister(
27     .Remainder_out(Remainder_out),
28     .Neg_Rem(Neg_Rem),
29     .ALU_result(ALU_result),
30     .Dividend_in(Dividend),
31     .ALU_carry(ALU_Carry),
32     .SLL_ctrl(SLL_ctrl),
33     .SRL_ctrl(SRL_ctrl),
34     .W_ctrl(W_ctrl),
35     .Ready(Ready),
36     .Reset(Reset),
37     .clk(clk)
38);
39 ALU ALU(
40     .Result(ALU_result),
41     .Neg_Rem(Neg_Rem),
42     .Carry(ALU_Carry),
43     .Src_1(Remainder_out[63:32]),
44     .Src_2(Divisor_out),
45     .Subu_ctrl(Subu_ctrl),
46     .clk(clk)
47);
48 Control Control(
49     .Subu_ctrl(Subu_ctrl),
50     .W_ctrl(W_ctrl),
51     .SLL_ctrl(SLL_ctrl),
52     .SRL_ctrl(SRL_ctrl),
53     .Ready(Ready),
54     .Run(Run),
55     .Reset(Reset),
56     .clk(clk),
57     .Neg_Rem(Neg_Rem)
58);
59 endmodule

```

CompDivider.v 程式碼

CompDivider 將各 module 以內部接線連接，組成一個完整的除法器。

乙、 Tesetbench and Simulation

```
1 `timescale 10 ns / 1 ns
2 // Declarations
3 `define DELAY 1 // # * timescale
4 `define INPUT_FILE "testbench/tb_CompDivider.in"
5 `define OUTPUT_FILE "testbench/tb_CompDivider.out"
6 // Declaration
7 `define LOW 1'b0
8 `define HIGH 1'b1
9 module tb_CompDivider;
10 // Inputs
11 reg Reset;
12 reg Run;
13 reg [31:0] Dividend;
14 reg [31:0] Divisor;
15 // Outputs
16 wire [31:0] Quotient;
17 wire [31:0] Remainder;
18 wire Ready;
19 // Clock
20 reg clk = `LOW;
21 // Testbench variables
22 reg [63:0] read_data;
23 integer input_file;
24 integer output_file;
25 integer i;
26
27 CompDivider UUT(
28 // Outputs
29 .Quotient(Quotient),
30 .Remainder(Remainder),
31 .Ready(Ready),
32 // Inputs
33 .Dividend(Dividend),
34 .Divisor(Divisor),
35 .Run(Run),
36 .Reset(Reset),
37 .clk(clk)
38 );
39 initial
40 begin : Preprocess
41 // Initialize inputs
42 Reset = `LOW;
43 Run = `LOW;
44 Dividend = 32'd0;
45 Divisor = 32'd0;
46 // Initialize testbench files
47 input_file = $fopen(`INPUT_FILE, "r");
48 output_file = $fopen(`OUTPUT_FILE);
49 #`DELAY; // Wait for global reset to finish
50 end
51 always
52 begin : ClockGenerator
53 #`DELAY;
54 clk <= ~clk;
55 end
```

tb_CompDivider.v 程式碼—初始化、連接、預處理與時鐘設定

Testbench 一開始將時間單位設為 10ns、時間精度 1ns。初始化各常數與變數，並接線至 CompDivier。

Preprocess 將輸入至 CompDivider 的訊號初始化，並開啟 input 檔與 output 檔。


ClockGenerator 設定時鐘週期為兩個時間單位。

```
57 begin : StimuliProcess
58 // Start testing
59 while (!$feof(input_file))
60 begin
61 $fscanf(input_file, "%x\n", read_data);
62 @(posedge clk); // Wait clock
63 {Dividend, Divisor} = read_data;
64 Reset = `HIGH;
65 @(posedge clk); // Wait clock
66 Reset = `LOW;
67 @(posedge clk); // Wait clock
68 Run = `HIGH;
69 @(posedge Ready); // Wait ready
70 Run = `LOW;
71 end
72 #`DELAY; // Wait for result stable
73 // Close output file for safety
74 $fclose(output_file);
75 // Stop the simulation
76 $stop();
77 end
78 always @(posedge Ready)
79 begin : Monitoring
80 $display("Dividend:%d, Divisor:%d", Dividend, Divisor);
81 $display("Quotient:%d, Remainder:%d", Quotient, Remainder);
82 $fdisplay(output_file, "%x_%x", Quotient, Remainder);
83 end
84 endmodule
```

tb_CompDivider.v 程式碼—模擬程序與輸出結果

StimuliProccess 將 input 檔的測試向量一一輸入至除法器中，在每個資料運算時，都會等到 Ready 變為 1，才會結束，送入下個訊號。

Monitoring 會將結果輸出至終端並記錄於 output 檔中。



可以看到輸入的被除數為 90EB2EE5、除數為 AB647E15，其模擬後所得的商為 1、餘數為 1A794F30，跟理論值相符，且 Ready 也有在運算完成後被設為 1，可以判斷此除法器功能正常。

Part3. Conclusion and Insight

乘法器與除法器的運作方式，因為要考慮到電路的限制與晶片的面積，所以沒有那麼的直覺。但仔細觀察這些算法的步驟，對比實際上用手去算，可以發現算法有它本身的邏輯在，在此可以感嘆能想出這些算法的人，他們是多麼的厲害。