

# FLEX 10K PCI Prototype Board

February 1998, ver. 1

**Data Sheet** 

### **Features**

- Peripheral component interconnect (PCI) standard form factor expansion card
- Supports in-circuit reconfiguration with an EPC1 Configuration EPROM, or the BitBlaster<sup>™</sup>, ByteBlaster<sup>™</sup>, or ByteBlasterMV<sup>™</sup> download cable
- Includes an EPF10K30RC240-3 device
- 128 KBytes of on-board SRAM upgradable to 256 KBytes
- Local-side function can interface to a standard parallel port or a standard VGA port
- I/O headers allowing users to interface with extra prototype devices
- External power connection for stand alone operation
- On-board headers
  - Connect to either the BitBlaster or the ByteBlaster download cable for device configuration
  - Allow fast external local-side clock input

## General Description

The PCI prototype board is designed to work with the pci\_a MegaCore<sup> $\infty$ </sup> function and is for demonstration purposes only. This data sheet provides signal connections, jumper settings, supported components, and board options for the Altera PCI prototype board, version 1.0.



For installation instructions, refer to "Getting Started with the pci\_a Prototype Board" in the **readme.htm** file included with the pci\_a function.

## Functional Description

Figure 1 shows the PCI prototype board block diagram.




Figure 1. PCI Prototype Board Block Diagram

## **Signal Connections**

Signals pass through the PCI prototype board via the PCI interface or external sources and connect to various board components. To view upto-date PCI prototype board schematics, refer to the Altera FTP site at ftp.altera.com/pub/megacore/pci/board/. Table 1 defines the schematic references, and Table 2 lists the board connections illustrated in the schematics.

Table 1. Schematic Reference Definitions (Part 1 of 2)					
Reference	Definition				
P1.A< <i>n</i> > or P1.B< <i>n</i> >	P1 = PCI interface; A = front of board; B = back of board; <n> = pin number</n>				
U8. <n></n>	U8 = EPF10K30; < <i>n</i> > = pin number				
J <hn>.<n></n></hn>	J = header; <hn> = header number; <n> = pin number</n></hn>				
JP <jn>.<n></n></jn>	JP = jumper; <jn> = jumper number; <n> = pin number</n></jn>				
D <dn>.<n></n></dn>	D = diode; $\langle dn \rangle$ = diode number; $\langle n \rangle$ = pin number				
R <rn>.<n></n></rn>	R = resistor; <rn> = resistor number; <n> = pin number</n></rn>				
U3. <n></n>	U3 = video DAC device; <n> = pin number</n>				

Table 1. Schematic Reference Definitions (Part 2 of 2)					
Reference Definition					
C <dn>.<n></n></dn>	C = capacitor; <dn> = diode number; <n> = pin number</n></dn>				
LEDP1	LEDP1 = light emitting diode				
RP <rpn>.<n></n></rpn>	RP = resister package; <rpn> = resister package number; <n> = pin number</n></rpn>				
U2. <n></n>	U2 = 7404; < <i>n</i> > = pin number				
S1.< <i>n</i> >	Configuration dipswitches; <n> = pin number</n>				
U6. <n></n>	EPC1; <n> = pin number</n>				
U1.< <i>n</i> >	Clock device; <n> = pin number</n>				
U4. <n></n>	Cache memory; <n> = pin number</n>				
U7. <n></n>	Cache memory; <n> = pin number</n>				

Table 2 shows the sequence of PCI prototype board connections, e.g., signal ad0 connects through pin 58 of the PCI interface to pin 120 of the EPF10K30 device.

Table 2. PCI Prototype Board Connections (Part 1 of 7)   Note (1)						
Signal	Connection 1	Connection 2	Connection 3	Connection 4	Connection 5	Connection 6
AD0	P1.A58	U8.120	_	_	_	_
AD1	P1.B58	U8.119	_	_	_	_
AD2	P1.A57	U8.118	_	_	_	_
AD3	P1.B56	U8.115	_	_	_	-
AD4	P1.A55	U8.114	_	_	_	_
AD5	P1.B55	U8.113	_	_	_	_
AD6	P1.A54	U8.111	_	_	_	_
AD7	P1.B53	U8.110	_	_	_	_
AD8	P1.B52	U8.109	_	_	_	_
AD9	P1.A49	U8.108	_	_	_	_
AD10	P1.B48	U8.107	_	_	_	_
AD11	P1.A47	U8.106	_	_	_	_
AD12	P1.B47	U8.105	_	_	_	_
AD13	P1.A46	U8.103	_	_	_	_
AD14	P1.B45	U8.102	_	_	_	_
AD15	P1.A44	U8.101	_	_	_	_
AD16	P1.A32	U8.100	_	_	_	_
AD17	P1.B32	U8.99	_	_	-	_
AD18	P1.A31	U8.88	_	_	_	_
AD19	P1.B30	U8.87	_	_	_	_
AD20	P1.A29	U8.86	_	_	_	

Signal	Connection 1	Connection 2	Connection 3	Connection 4	Connection 5	Connection 6
AD21	P1.B29	U8.84	_	_	_	_
AD22	P1.A28	U8.83	_	_	_	_
AD23	P1.B27	U8.82	_	-	_	_
AD24	P1.A25	U8.79	_	-	_	_
AD25	P1.B24	U8.78	_	_	_	_
AD26	P1.A23	U8.76	_	_	_	_
AD27	P1.B23	U8.72	_	_	_	_
AD28	P1.A22	U8.71	_	_	_	_
AD29	P1.B21	U8.70	_	_	_	_
AD30	P1.A20	U8.68	_	_	_	_
AD31	P1.B20	U8.67	_	_	_	_
blue-5	J2.3	JP3.8	_	_	_	_
btblue-5	D1.3	U3.37	JP3.9	R5.1	_	_
btclk-5	R2.2	JP2.2	U3.18	R1.1	_	_
btfsadj-5	R11.1	U3.36	_	_	_	_
btgreen	U3.38	D2.3	JP3.6	R6.1	_	_
btred-5	D3.3	U3.39	JP3.3	R7.1	_	_
btvref-5	U3.35	C7.1	_	_	_	_
C/BE/0	P1.A52	U8.117	_	_	_	_
C/BE/1	P1.B44	U8.116	_	_	_	_
C/BE/2	P1.B33	U8.66	_	-	_	_
C/BE/3	P1.B26	U8.65	_	_	_	_
CLK	P1.B16	U8.211	_	_	_	_
CONF_DONE	U8.2	J9.3	U2.9	_	_	_
conf_doneled	LEDP1.3	U2.8	_	-	_	_
config/	U8.121	RP2.6	J9.5	-	_	_
confsou	U2.3	RP1.2	S1.12	U2.1	_	_
DATA0	U8.180	RP2.8	J9.9	U6.1	_	_
DCLK	U8.179	J9.1	U6.2	-	_	_
DEVSEL/	P1.B37	U8.80	_	-	_	_
GNT/	P1.A17	U8.55	_	-	_	_
green-5	J2.2	JP3.5	-	_	-	-
IDSEL	P1.A26	U8.64	_	-	_	_
IRDY	P1.B35	U8.74	_	-	_	_
inta	U8.54	P1.A6	_	-	_	_
lclk	U8.91	R10.1	R18.2	R15.1	_	_
lclkbt-5	R9.1	JP2.3	_	_	_	_

Signal	Connection 1	Connection 2	Connection 3	Connection 4	Connection 5	Connection 6
LOCK/	P1.B39	U8.94	_	_	_	_
MSEL0	U8.124	RP2.9	R19.1	_	_	_
MSEL1	U8.123	RP2.10	R16.1	_	_	_
N00002	U8.178	RP2.2	_	_	_	_
N00003	U8.3	RP2.1	_	_	_	_
N00004	U8.59	RP2.3	_	_	_	_
N00008	R8.1	C5.2	_	_	_	_
N00009	U3.34	R8.2	_	_	_	_
N00017	JP1.1	J1.CENTER	_	_	_	_
N00018	JP1.2	R9.2	R10.2	_	_	_
N00019	U1.3	JP1.3	_	_	_	_
N00020	U1.1	RP1.7	_	_	_	_
N00021	RP1.8	U4.20	_	_	_	_
N00022	RP1.9	U4.46	_	_	_	_
N00023	RP1.10	U7.20	_	_	_	_
N00024	RP1.11	U7.46	_	_	_	_
PAR	P1.A43	U8.98	_	_	_	_
PERR/	P1.B40	U8.95	_	_	_	_
pld1	U8.6	J5.23	U3.40	_	_	_
pld2	U8.7	J5.24	U3.41	_	_	_
pld3	U8.8	J5.21	U3.42	-	-	_
pld4	U8.9	J5.22	U3.43	_	_	_
pld5	U8.11	J5.19	U3.44	_	_	_
pld6	U8.12	J5.20	U3.1	_	_	_
pld7	U8.13	J5.17	U3.2	_	_	_
pld8	U8.14	J5.18	U3.3	_	_	_
pld9	U8.15	J5.15	R14.2	JP3.7	D6.1	_
pld10	U8.17	J5.16	R13.2	JP3.4	D5.1	_
pld11	U8.18	J5.13	R12.2	JP3.1	D4.1	_
pld12	U8.19	J10.13	J5.14	_	_	_
pld13	U8.20	J10.12	J5.11	_	_	_
pld14	U8.21	J10.11	J5.12	_	_	_
pld15	U8.23	J10.10	J5.9	_	_	_
pld16	U8.24	J10.9	J5.10	_	_	_
pld17	U8.25	J10.8	J5.7	-	_	_
pld18	U8.26	J10.7	J5.8	_	_	_
pld19	U8.28	J10.6	J5.5	_	_	_

Signal	Connection 1	Connection 2	Connection 3	Connection 4	Connection 5	Connection 6
pld20	U8.29	J10.5	J5.6	_	_	_
pld21	U8.30	J10.17	J5.3	_	_	_
pld22	U8.31	J10.4	J5.4	_	_	_
pld23	U8.33	J10.16	J7.3	_	_	_
pld24	U8.34	J10.3	J7.4	_	_	_
pld25	U8.35	J10.15	J7.5	_	_	_
pld26	U8.36	J10.2	J7.6	_	_	_
pld27	U8.38	J10.14	J7.7	_	_	_
pld28	U8.39	J10.1	J7.8	_	_	_
pld29	U8.40	J7.9	S1.10	RP1.3	_	_
pld30	U8.41	J7.10	S1.9	RP1.4	_	_
pld31	U8.43	J7.11	S1.8	RP1.5	_	_
pld32	U8.44	J7.12	S1.7	RP1.6	_	_
pld33	U8.45	J7.13	_	_	_	_
pld34	U8.46	J7.14	_	_	_	_
pld35	U8.48	J7.15	_	_	_	_
pld36	U8.49	J7.16	_	_	_	_
pld37	U8.50	J7.17	_	_	_	_
pld38	U8.51	J7.18	_	_	_	_
pld39	U8.53	J7.19	_	_	_	_
pld40	U8.61	J7.20	_	_	_	_
pld41	U8.62	J7.21	_	_	_	_
pld42	U8.63	J7.22	_	_	_	_
pld43	J7.23	_	_	_	_	_
pld44	U8.126	J7.24	_	_	_	_
pld45	U8.127	J8.24	U7.51	R4.2	U4.51	R3.1
pld46	U8.128	J8.23	U7.50	U4.50	_	_
pld47	U8.129	J8.22	U7.5	U4.5	_	_
pld48	U8.131	J8.21	U7.2	U4.2	_	_
pld49	U8.132	J8.20	U7.1	U4.1	_	_
pld50	U8.133	J8.19	U7.52	U4.52	_	_
pld51	U8.134	J8.18	U7.3	_	_	_
pld52	U8.136	J8.17	U7.4	_	_	_
pld53	U8.137	J8.16	U4.3	_	-	_
pld54	U8.138	J8.15	U4.4	_	_	_
pld55	U8.139	J8.12	U7.34	_	_	_
pld56	U8.141	J8.11	U7.35	_	_	_

Table 2. PCI F	Prototype Board C	onnections (Pai	r <b>t 5 of 7)</b> Not	e (1)		
Signal	Connection 1	Connection 2	Connection 3	Connection 4	Connection 5	Connection 6
pld57	U8.142	J8.10	U7.38	_	_	_
pld58	U8.143	J8.9	U7.39	_	_	_
pld59	U8.144	J8.8	U7.40	_	-	_
pld60	U8.146	J8.7	U7.41	_	_	_
pld61	U8.147	J8.6	U7.44	_	_	_
pld62	U8.148	J8.5	U7.45	_	_	_
pld63	U8.149	J8.4	U7.8	_	_	_
pld64	U8.151	J8.3	U7.9	_	_	_
pld65	U8.152	J6.24	U7.12	_	_	_
pld66	U8.153	J6.23	U7.13	_	_	_
pld67	U8.154	J6.22	U7.14	_	_	_
pld68	U8.156	J6.21	U7.15	_		_
pld69	U8.157	J6.20	U7.18	_		_
pld70	U8.158	J6.19	U7.19	_	_	_
pld71	U8.159	J6.18	U4.34	_	_	_
pld72	U8.161	J6.17	U4.35	_	_	_
pld73	U8.162	J6.16	U4.38	_	_	_
pld74	U8.163	J6.15	U4.39	_	_	_
pld75	U8.164	J6.12	U4.40	_	_	_
pld76	U8.166	J6.11	U4.41	_	_	_
pld77	U8.167	J6.10	U4.4	_	_	_
pld78	U8.168	J6.9	U4.45	_	_	_
pld79	U8.169	J6.8	U4.8	_	_	_
pld80	U8.171	J6.7	U4.9	_	_	_
pld81	U8.172	J6.6	U4.12	_	_	_
pld82	U8.173	J6.5	U4.13	_	_	_
pld83	U8.174	J6.4	U4.14	_	_	_
pld84	U8.175	J6.3	U4.15	_	_	_
pld85	U8.181	J4.33	U4.18	_		_
pld86	U8.182	J4.34	U4.19	_	_	_
pld87	U8.183	J3.33	U7.26	U4.26		_
pld88	U8.184	J3.34	U7.25	U4.25		_
pld89	U8.185	J4.31	U7.24	U4.24		_
pld90	U8.186	J4.32	U7.23	U4.23	_	_
pld91	U8.187	J3.31	U7.22	U4.22		_
pld92	U8.188	J3.32	U7.21	U4.21	_	_
pld93	U8.190	J4.29	U7.7	U4.7	_	_

Signal	Connection 1	Connection 2	Connection 3	Connection 4	Connection 5	Connection 6
pld94	U8.191	J4.30	U7.6	U4.6	_	_
pld95	U8.192	J3.29	U7.49	U4.49	_	_
pld96	U8.193	J3.30	U7.48	U4.48	_	_
pld97	U8.194	J4.25	U7.47	U4.47	_	_
pld98	U8.195	J4.26	U7.33	U4.33	_	_
pld99	U8.196	J3.25	U7.32	U4.32	-	_
pld100	U8.198	J3.26	U7.31	U4.31	_	_
pld101	U8.199	J4.23	U7.30	U4.30	_	_
pld102	U8.200	J4.24	U7.29	U4.29	_	_
pld103	U8.201	J3.23	_	_	_	_
pld104	U8.202	J3.24	U3.19	_	_	_
pld105	U8.203	J4.21	U3.20	_	_	_
pld106	U8.204	J4.22	U3.21	_	_	_
pld107	U8.206	J3.21	U3.22	_	_	_
pld108	U8.207	J3.22	U3.23	_	_	_
pld109	U8.208	J4.19	U3.24	_	_	_
pld110	U8.209	J4.20	U3.25	_	_	_
pld111	U8.213	J3.19	U3.26	_	_	_
pld112	U8.214	J3.20	U3.8	_	_	_
pld113	U8.215	J4.17	U3.9	_	_	_
pld114	U8.217	J4.18	U3.10	-	-	_
pld115	U8.218	J3.17	U3.11	-	-	_
pld116	U8.219	J3.18	U3.12	-	_	_
pld117	U8.220	J4.13	U3.13	_	_	_
pld118	U8.221	J4.14	U3.14	_	_	_
pld119	U8.222	J3.13	U3.15	_	_	_
pld120	U8.223	J3.14	_	_	_	_
pld121	U8.225	J4.11	_	_	_	_
pld122	U8.226	J4.12	_	_	_	_
pld123	U8.227	J3.11	_	_	_	_
pld124	U8.228	J3.12	_	_	_	_
pld125	U8.229	J4.9	_	_	-	_
pld126	U8.230	J4.10	_	_	_	1
pld127	U8.231	J3.9	_	_	_	-
pld128	U8.233	J3.10	JP2.1	_	_	-
pld129	U8.234	J4.7	U3.7	_	_	_
pld130	U8.235	J4.8	U3.6	_	_	_

Table 2. PCI Prototype Board Connections (Part 7 of 7) Note (1)						
Signal	Connection 1	Connection 2	Connection 3	Connection 4	Connection 5	Connection 6
pld131	U8.236	J3.7	_	_	_	_
pld132	U8.237	J3.8	_	_	-	-
pld133	U8.238	J4.5	_	_	_	_
pld134	U8.239	J4.6	J2.14	_	-	-
pld135	U8.240	J3.5	J2.13	_	-	-
red-5	J2.1	JP3.2	_	_	-	-
REQ/	P1.B18	U8.56	_	_	-	-
req64/-2	R17.2	P1.A60	_	_	-	-
RST/	P1.A15	U8.210	_	_	-	-
selbitbl/	LEDP1.2	U2.6	_	_	-	-
selepc/-7	LEDP1.1	U2.4	_	_	-	-
SERR/	P1.B42	U8.97	_	_	-	-
spare-7	RP1.1	S1.11	_	_	-	-
status/	U8.60	RP2.7	J9.7	U6.3	_	-
STOP/	P1.A38	U8.81	U8.212	_	_	-
tclk	U8.1	P1.B2	J11.1	-	_	_

### Note:

(1) Altera-reserved signal names are shown in upper case Courier type.

## **Jumper Settings**

Table 3 lists default jumper settings and describes optional pin connections for the stopn, trdyn, and framen bidirectional signals.

Table	Table 3. Jumper Settings (Part 1 of 2)								
Item	Default Setting	Schematic Reference, Note (1)	Description						
JP3	A-B	Video digital analog converter (DAC)	The board is shipped without the Brooktree Bt121 video DAC, and the three jumpers (one for each color channel) are set to the A-B position. This configuration allows the EPF10K30 device to drive the VGA outputs directly, for a total of 8 colors. To configure the board for use with the Bt121 video DAC, set the JP3 jumpers to the B-C position.						

Table	Table 3. Jumper Settings (Part 2 of 2)							
Item	Default Setting	Schematic Reference, Note (1)	Description					
JP4	1-2	FLEX® 10K PCI controller	In the pci_a function, the bidirectional signal stopn is split into two separate input and output pins (212, 81). To configure the board to use the stopn signal driven by one bidirectional pin (81), set JP4 to 2-3. JP4 is a solder jumper on the bottom side of the board.					
JP5	1-2	FLEX 10K PCI controller	In the $\texttt{pci}\_a$ function, the bidirectional signal $\texttt{trdyn}$ is split into two separate input and output pins (90, 75). To configure the board to use the $\texttt{trdyn}$ signal driven by one bidirectional pin (75), set JP5 to 2-3. JP5 is a solder jumper on the bottom side of the board.					
JP6	1-2	FLEX 10K PCI controller	In the pci_a function, the bidirectional signal framen is split into two separate input and output pins (92, 73). To configure the board to use the framen signal driven by one bidirectional pin (73), set JP6 to 2-3. JP6 is a solder jumper on the bottom side of the board.					
S1	-	Configuration logic and Joint Test Action Group (JTAG) interface	S1 is not needed for device configuration. However, bits 3 through 6 are connected to the EPF10K30 I/O pins and can be used as desired.					

### Note:

 Refer to the Altera FTP site for up-to-date PCI prototype board schematics at ftp.altera.com/pub/megacore/pci/board/.

# Supported Components

Table 4 lists all components supported by the PCI prototype board; however, not all components are shipped with the board. See "Board Options" on page 12 for more information.

Table 4. Supported Components (Part 1 of 2)								
Component	Manufacturer Part Number	Quantity	Schematic Reference Note (1)					
0.01UF, 0805	NOVACAP 0805Z103M500N	6	C1, C5, C6, C8, C17, C23					
0.1UF, 0805	NOVACAP 0805Z104M500	32	C2, C3, C7, C10, C12, C13, C14, C15, C16, C18, C19, C20, C21, C22, C26, C27, C28, C29, C30, C31, C32, C33, C34, C35, C36, C37, C38, C39, C42, C44, C45					
10UF, 6032	Matsuo 267M1602106K-720	7	C4, C9, C11, C24, C40, C41					
DA204, SOT-23	ROHM DA204	3	D1, D2, D3, D4, D5, D6					
JUMP 3, HEADER 3 x 1	Samtec TSW-103-07-G-S	2	JP1, JP2					
HEADER 3 x 3	Samtec TSW-103-07-G-T	1	JP3					

Component	Manufacturer Part Number	Quantity	Schematic Reference Note (1)
SMB-BNC, SMB-RT	AMP 413996-2	1	J1
DB15F MINI	AMP 748390-5	1	J2
HEADER 20 x 2	Samtec TSW-120-07-G-D	2	J4, J3
HEADER 13×2	Samtec TSW-113-07-G-D	4	J5, J6, J7, J8
HEADER 5 x 2	Samtec TSW-105-07-G-D	2	J11, J9
CONNECTOR DB25, DB25 FEMALE	Generic	1	J10
PWR CON4 RT ANGLE	Molex 15-24-4041	1	J12
LED-QUAD4, LED- QUAD4	Dialight 555-4003	1	LEDP1
10KRP, SOMC16	Dale SOMC-1601-103K	2	RP2, RP1
240 1/10W 5%, 0805	ROHM MCR10JW241	6	R1, R2, R3, R4, R15, R18
75.0 1/10W 1%, 0805	ROHM MCR10FW7501	3	R5, R6, R7
15 1/10W 5%, 0805	ROHM MCR10JW150	1	R8
10 1/10W 5%, 0805	ROHM MCR10JW100	2	R9, R10
143 1/10W 1%, 0805	ROHM MCR10FW1432	1	R11
10K 1/10W 5%, 0805	ROHM MCR10JW103	4	R12, R13, R14, R17
0, 0805	ROHM MCR10JW000	2	R16, R19
SW DIP-6, DIPSW12	Grayhill 76PSB06	1	S1
50 MHz, SG-531	EPSON SG-531PH-50.000MC	1	U1
74HCT04, S014	TI SN74HCT04D	1	U2
BT121KPJ50, PLCC44	Brooktree BT121KPJ50	1	U3
CY7C1032-8JC, PLCC52	Cypress CY7C1032-8JC	2	U7, U4
T-FILTER, NFM61R	Murata NFM61R30T472	0	U5
EPC1, DIP8	Altera EPC1PC8	1	U6
EPF10K30, RQFP240	Altera EPF10K30RC240-3	1	U8
SOCKET, QFP240	Altera PL-SKT/Q240	1	XU2
SOCKET, PLCC44	AMP 821979-3	1	XU3
SOCKET, DIP8	AMP 2-641260-1	1	XU9

### Note:

<sup>(1)</sup> Refer to the Altera FTP site for up-to-date PCI prototype board schematics at ftp.altera.com/pub/megacore/pci/board/.

## **Board Options**

The PCI prototype board schematics illustrate optional items and configuration modes. Tables 5 through 8 list video DAC, clock device, SRAM, and configuration options for the board.

Table 5. Video DAC Options					
Board Setup	Brooktree BT121KPJ50	R8, R7, R6, R5, R2, R1, R11	C40, C23, C4, C17, C1, C8, C6, C5, C7	T-Filter	JP2
FLEX 10K device drives monitor, <i>Note (1)</i>	Removed	Removed	Removed	Removed	Removed
Video DAC drives monitor	Mount	Mount	Mount	Mount	Mount

Table 6. Clock Device Options				
Option	Part Number	Resistors	Description	
User-defined clock device, Note (1)	-	_	Other frequencies	
Suggested clock device	EPSON SG-531PH-50.000MC	R9, R10, R19, R15	Suggested 50-MHz clock device	
On-board clock device, Notes (1), (2)	Removed	Removed	Default	

Table 7. SRAM Options					
Part Number	Memory Size (System Cache Memory)	Maximum Access Time (ns)	Maximum Operating Current (mA)		
CY7C179-8JC, Note (1)	32 K × 18 K	8.5	225		
CY7C179-10JC	32 K × 18 K	10.5	210		
CY7C1032-8JC	64 K × 18 K	8.5	280		
CY7C1032-10JC	64 K × 18 K	10.5	280		

Table 8. Configuration Options			
Configuration	EPC1	BitBlaster or ByteBlaster Cable	Description
Configuration EPROM, <i>Note (1)</i>	Mounted	Disconnected	To configure the EPF10K30 device with a serial Configuration EPROM, disconnect the BitBlaster or ByteBlaster download cable and mount the programmed EPC1 device in the socket.
BitBlaster or ByteBlaster cable	Removed	Connected	To configure the EPF10K30 in-circuit via the standard parallel port using the MAX+PLUS® II software, remove the EPC1 device, and connect the BitBlaster or ByteBlaster download cable.

#### Notes to tables:

- (1) This configuration is the default board setting.
- (2) By default, the clock device is not mounted. Users can select a pin-compatible clock device of a different frequency.

## References

### Refer to the following Altera documents for more information:

- PCI Master/Target MegaCore Function with DMA Data Sheet
- Application Note 59 (Configuring FLEX 10K Devices)
- Application Note 86 (Implementing the pci\_a Master/Target in FLEX 10K devices)
- FLEX 10K Embedded Programmable Logic Family Data Sheet
- ByteBlaster Parallel Port Download Cable Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- Configuration EPROMs for FLEX Devices Data Sheet

#### Other references include:

- PCI-SIG. PCI Local Bus Specification, Revision 2.1, Portland, Oregon: PCI Special Interest Group, June 1995.
- Brooktree Corporation. Brooktree Graphics and Imaging Product Databook. San Diego, California: Brooktree Corporation, 1990.
- Cypress Semiconductor. Cypress Data Book. San Jose, California: Cypress Semiconductor Corporation, May 1995.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: (888) 3-ALTERA lit\_reg@altera.com Altera, MAX, MAX+PLUS, MAX+PLUS II, FLEX, FLEX 10K, EPF10K30, BitBlaster, ByteBlaster, ByteBlaster, MY, EPC1, and MegaCore are trademarks and / or service marks of Altera Corporation in the United States and other countries. Altera acknowledges the trademarks of other organizations for their respective products or services mentioned in this document, specifically: AMP is a trademark of AMP, Incorporated. Brooktree is a registered trademark of Brooktree Corporation. Cypress is a trademark of Cypress Semiconductor Corporation. Murata is a trademark of Murata Electronics. North America, Inc. ROHM is a trademark of ROHM Electronics. Grayhill is a trademark of Grayhill, Inc. Dalaight is a trademark of Dalaight Corporation. Molex is a trademark of Molex, Inc. Dale is a trademark of Dala Electronics. EPSON is a trademark of SEIKO EPSON Corporation. Texas Instruments is a trademark of Texas Instruments, Inc. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before

Copyright © 1998 Altera Corporation. All rights reserved.

I.S. EN ISO 9001

16 Altera Corporation

relying on any published information and before placing orders for products or services.

