
xnanko00 / Digital-electronics-1



README.md

1. Cvičenie


Preparation tasks

Timing diagram figure for displaying value 3.142

Code

```
{
  signal:
    ['Digit position',
      {name: 'Common anode: AN(3)', wave: 'xx01..01..01'},
      {name: 'AN(2)', wave: 'xx1'},
      {name: 'AN(1)', wave: 'xx1'},
      {name: 'AN(0)', wave: 'xx1'},
    ['Seven-segment data',
      {name: '4-digit value to display', wave: 'xx3333555599', data: ['3','1','4','2','3','1','4','2','3'
      {name: 'Cathod A: CA', wave: 'xx01.0.1.0.1'},
      {name: 'CB', wave: 'xx0'},
      {name: 'CC', wave: 'xx0'},
      {name: 'CD', wave: 'xx0'},
      {name: 'CE', wave: 'xx1'},
      {name: 'CF', wave: 'xx1'},
      {name: 'CG', wave: 'xx0'},
    ],
    {name: 'Decimal point: DP', wave: 'xx01..01..01'},
  ],
  head:
    text: '
                                4ms
                                      4ms
                                            4ms
                                                  4ms
                                                         4ms
                                                               4ms
                                                                           4ms
                                                                                 4ms
                                                                                       4ms',
  },
}
```

Figure



2. Cvičenie

Display driver


VHDL code of (p_mux)

```
p_mux : process(s_cnt, data0_i, data1_i, data2_i, data3_i, dp_i)
    begin
         case s_cnt is
             when "11" =>
                  s_hex <= data3_i;</pre>
                  dp_o \leftarrow dp_i(3);
                  dig_o <= "0111";
             when "10" =>
                  s_hex <= data2_i;</pre>
                  dp_o \leftarrow dp_i(2);
                  dig_o <= "1011";
             when "01" =>
                  s_hex <= data1_i;</pre>
                  dp_o <= dp_i(1);</pre>
                  dig_o <= "1101";
             when others =>
                  s_hex <= data0_i;</pre>
                  dp_o \leftarrow dp_i(0);
                  dig_o <= "1110";
         end case;
    end process p_mux;
end architecture Behavioral;
```

VHDL process (tb_driver_7seg_4digits)

```
p_stimulus : process
   begin
        report "Stimulus process started" severity note;
       report "Testing 3" severity note;
        s_data3 <= "0011";
       wait for 10 ns;
       assert (s_seg_o = "0000110")
       report "Test failed for input combination: 3" severity error;
       report "Testing 1" severity note;
        s_data2 <= "0001";
       wait for 10 ns;
       assert (s_seg_o = "1001111")
       report "Test failed for input combination: 1" severity error;
       report "Testing 4" severity note;
        s_data1 <= "0100";
       wait for 10 ns;
       assert (s_seg_o = "1001100")
       report "Test failed for input combination: 4" severity error;
       report "Testing 2" severity note;
        s_data0 <= "0010";
       wait for 10 ns;
       assert (s_seg_o = "0010010")
       report "Test failed for input combination: 2" severity error;
       s_dp_i <= "0111";
       report "Stimulus process finished" severity note;
       wait;
    end process p_stimulus;
end architecture testbench;
```

Screenshot with waveforms



VHDL architecture (top.vhd)

```
architecture Behavioral of top is
    -- No internal signals
begin

-- Instance (copy) of driver_7seg_4digits entity
    driver_seg_4 : entity work.driver_7seg_4digits
```

```
port map(
                      => CLK100MHZ,
          clk
          reset => BTNC,
          data0_i(3) \Rightarrow SW(3),
          data0_i(2) \Rightarrow SW(2),
          data0_i(1) \Rightarrow SW(1),
          data0_i(0) \Rightarrow SW(0),
          data1_i(3) \Rightarrow SW(7),
          data1_i(2) \Rightarrow SW(6),
          data1_i(1) \Rightarrow SW(5),
          data1_i(0) \Rightarrow SW(4),
          data2_i(3) \Rightarrow SW(11),
          data2_i(2) \Rightarrow SW(10),
          data2_i(1) \Rightarrow SW(9),
          data2_i(0) \Rightarrow SW(8),
          data3_i(3) \Rightarrow SW(15),
          data3_i(2) \Rightarrow SW(14),
          data3_i(1) \Rightarrow SW(13),
          data3_i(0) \Rightarrow SW(12),
          dp_i => "0111",
          dp_o \Rightarrow DP,
          --- WRITE YOUR CODE HERE
          seg_o(6) \Rightarrow CA
          seg_o(5) \Rightarrow CB,
          seg_o(4) => CC,
          seg_o(3) \Rightarrow CD,
          seg_o(2) \Rightarrow CE,
          seg_o(1) \Rightarrow CF,
          seg_o(0) \Rightarrow CG
          dig_o => AN(4 - 1 downto 0)
     );
-- Disconnect the top four digits of the 7-segment display
AN(7 downto 4) <= b"1111";
```

3. Cvičenie

Eight-digit driver

Image of the driver schematic

end architecture Behavioral;

