




31	29	28	23	22		21	20		19	17		16
sbversion		0		sbbusyerror		sbbusy	sbreadonaddr		sbaccess		sbautoincrement	
3		6		1		1	1		3			1
15	14	12	11	5		4	3		2		1	0
sbreadondata		sberror		sbasize	sbacc	ess128	sbaccess64	sb	access32	sbac	cess16	sbaccess8
1		3		7		1	1		1		1	1









System Bus Access: Control and Status

sbcs: 0x38 / sbaddress0: 0x39 / sbdata0: 0x3c

3	1	29	28	23	22		21 20		19	19 17		16	
	sbversion		0		sbbusye	rror	sbbusy	sbreadonaddr		sbaccess		sbautoincrement	
	3		6		1		1	1		3		1	
_	15	14	12	11	5 4		4	3		2		1 0	
	sbreadondata		sberror		sbasize	sbacce	ess128	sbaccess64	sbaccess64 sbaccess32		sbaccess16		sbaccess8
	1		3		7		1	1		1		1	1

- sbaddress0: Address to use for memory operations
- sbreadonaddr: Perform a read when **sbaddress0** is written
- sbdata0: Write to this register to write data at sbaddress0
- Works when core is not halted!

What Do We Need for a Debugger?

RISC-V Debug Specification

Memory

- ? Peek
- ? Poke

Registers

- Read
- ✓ Write

Control

- ✓ Halt
- ? Step
- Reset
- ? Break