




















ADIV5 MEM-AP



From: Arm Debug Interface Architecture Specification ADIv5.0 to ADIv5.2

Steps for Accessing RAM

- 1. Write target address to TAR
- 2. Read or write DRW