


Addr ess	Name	Description	Section
OxO O	bypass	JTAG recommends this encoding	
OxO1	idcode	To identify a specific silicon version	Section 6.1.3
Ox10	DTM Control and Status (dtmcs)	For Debugging	Section 6.1.4
Ox11	Debug Module Interface Access (dmi)	For Debugging	Section 6.1.5
Ox12	reserved (bypass)	Reserved for future RISC-V debugging	
Ox13	reserved (bypass)	Reserved for future RISC-V debugging	
Ox14	reserved (bypass)	Reserved for future RISC-V debugging	
Ox15	reserved (bypass)	Reserved for future RISC-V standards	
0x16	reserved (bypass)	Reserved for future RISC-V standards	
Ox17	reserved (bypass)	Reserved for future RISC-V standards	
Ox1f	bypass	JTAG requires this encoding	Section 6.1.6



RISC-V JTAG Addresses

Addr ess	Name	Description	Section
OxO O	bypass	JTAG recommends this encoding	
0x01	idcode	To identify a specific silicon version	Section 6.1.3
Ox10	DTM Control and Status (dtmcs)	For Debugging	Section 6.1.4
Ox11	Debug Module Interface Access (dmi)	For Debugging	Section 6.1.5
Ox12	reserved (bypass)	Reserved for future RISC-V debugging	
Ox13	reserved (bypass)	Reserved for future RISC-V debugging	
Ox14	reserved (bypass)	Reserved for future RISC-V debugging	
Ox15	reserved (bypass)	Reserved for future RISC-V standards	
0x16	reserved (bypass)	Reserved for future RISC-V standards	
Ox17	reserved (bypass)	Reserved for future RISC-V standards	
Ox1f	bypass	JTAG requires this encoding	Section 6.1.6

DTM Control and Status Register

JTAG dtmcs: 0x10

6.1.4. DTM Control and Status (dtmcs, at 0x10)

The size of this register will remain constant in future versions so that a debugger can always determine the version of the DTM.

31	21	20	18	17	16	15	14	12	11		10	9		4	3		0
0		errinfo		dtmhardreset	dmireset	0		idle		dmista	ıt		abits			version	
11		3		1	1	1		3		2			6			4	

- idle number of JTAG cycles to wait between commands
- abits size of address in DMI
- version revision of debug standard