Memory

? Peek? Poke

Memory





Registers

? Read? Write

Control

? Halt ? Step ? Reset ? Break

Memory



What Do We Need for a Debugger?

ARM Cortex-M via ADIv5 / MEM-AP



Registers

- ? Read
- ? Write

Control

- ? Halt
- ? Step
- ? Reset
- ? Break

CPU Control: Memory Mapping Controlling the CPU from RAM

			Table C1-10 DCB register summary
Address	Name	Type	Function
0xE000EDF0	DHCSR	RW	Debug Halting Control and Status Register, DHCSR on page C1-287.
0xE000EDF4	DCRSR	WO	Debug Core Register Selector Register, DCRSR on page C1-290.
0xE000EDF8	DCRDR	RW	Debug Core Register Data Register, DCRDR on page C1-292.

From: ARM.v6-M Architecture Reference Manual