


Figure C1-3 DHCSR bit assignments

Fixed address 0xE000E0F0



CPU Control: Memory Mapping

DHCSR: Debug Halting, Control, and Status Register




Figure C1-3 DHCSR bit assignments

What Do We Need for a Debugger?

ARM Cortex-M via ADIv5 / MEM-AP



Memory

★ Peek

★ Poke

Registers

✓ Read

✓ Write

Control

? Halt

? Step

? Reset

? Break