



# Memory

? Peek

? Poke

# Memory

✓ Peek

✓ Poke





# Registers

? Read

? Write

# Control

? Halt

? Step

? Reset

? Break



# Memory

★ Peek

★ Poke



# What Do We Need for a Debugger?

ARM Cortex-M via ADIv5 / MEM-AP

Memory

★ Peek

★ Poke

Registers

? Read

? Write

Control

? Halt

? Step

? Reset

? Break

# CPU Control: Memory Mapping

## Controlling the CPU from RAM

Table C1-10 DCB register summary			
Address	Name	Type	Function
0xE000EDF0	DHCSR	RW	<i>Debug Halting Control and Status Register, DHCSR on page C1-287.</i>
0xE000EDF4	DCRSR	WO	<i>Debug Core Register Selector Register, DCRSR on page C1-290.</i>
0xE000EDF8	DCRDR	RW	<i>Debug Core Register Data Register, DCRDR on page C1-292.</i>