




Numbers	Group Description
0x0000 — 0x0fff	CSRs. The ``PC" can be accessed here through dpc .
0x1000 — 0x101f	GPRs
0x1020 — 0x103f	Floating point registers
0xc000 — 0xffff	Reserved for non-standard extensions and internal use.







Accessing CSRs

Control and Status Registers from RISC-V

Numbers	Group Description
0x0000 – 0x0fff	CSRs. The “PC” can be accessed here through dpc .
0x1000 – 0x101f	GPRs
0x1020 – 0x103f	Floating point registers
0xc000 – 0xffff	Reserved for non-standard extensions and internal use.

“In order to be compatible with this specification an implementation must:

...

3. Do at least one of:

- Implement the Program Buffer
- Implement Abstract Access to all registers...
- Implement Abstract Access to all GPRs, dcsr, and dpc...

”

What Do We Need for a Debugger?

RISC-V Debug Specification

Memory

- ✓ Peek
- ✓ Poke

Registers

- ✓ Read
- ✓ Write

Control

- ✓ Halt
- ? Step
- ✓ Reset
- ? Break