



The RISC-V Debug Specification

Tim Newsome, Paul Donahue (Ventana Micro Systems)

RISC-V Debug

Three different specifications in a trench coat



The RISC-V Debug Specification

Tim Newsome, Paul Donahue (Ventana Micro Systems)

RISC-V JTAG Addresses

Addr ess	Name	Description	Section
0x0 0	bypass	JTAG recommends this encoding	
Ox01	idcode	To identify a specific silicon version	Section 6.1.3
Ox10	DTM Control and Status (dtmcs)	For Debugging	Section 6.1.4
Ox11	Debug Module Interface Access (dmi)	For Debugging	Section 6.1.5
Ox12	reserved (bypass)	Reserved for future RISC-V debugging	
Ox13	reserved (bypass)	Reserved for future RISC-V debugging	
Ox14	reserved (bypass)	Reserved for future RISC-V debugging	
Ox15	reserved (bypass)	Reserved for future RISC-V standards	
0x16	reserved (bypass)	Reserved for future RISC-V standards	
Ox17	reserved (bypass)	Reserved for future RISC-V standards	
Ox1f	bypass	JTAG requires this encoding	Section 6.1.6