


System Bus Access: Control and Status

sbcs: 0x38 / **sbaddress0**: 0x39 / **sbdatab0**: 0x3c



- **sbaddress0**: Address to use for memory operations
- sbreadonaddr: Perform a read when **sbaddress0** is written
- **sbdatab0**: Write to this register to write data at **sbaddress0**
- Works when core is not halted!

What Do We Need for a Debugger?

RISC-V Debug Specification

Memory

? Peek
? Poke

Registers

✓ Read
✓ Write

Control

✓ Halt
? Step
✓ Reset
? Break