






31	30	29	28	27	26	25	16
haltreq	resumereq	hartreset	ackhavereset	ackunavail	hasel	hartsell	0
1	1	1	1	1	1	10	
15	6	5	4	3	2	1	0
harts	selhi	setkeepali	ve clrkeepalive	setresethaltreq	clrresetha	altreq ndmreset	dmactive
10	0	1	1	1	1	1	1







#### Debug Module Control

dmcontrol: 0x10

	31	30	29	28	27	26	25	16
	haltreq	resumereq	hartreset	ackhavereset	ackunavail	hasel	hartsel	lo
	1	1	1	1	1	1	10	
_1	15	6	5	4	3	2	1	0
	harts	elhi	setkeepaliv	ve clrkeepalive	setresethaltreq	clrresetha	altreq ndmreset	dmactive
	10	)	1	1	1	1	1	1

#### What Do We Need for a Debugger?

RISC-V Debug Specification

## Memory

- ? Peek
- ? Poke

# Registers

- ? Read
- ? Write

### Control

- ? Halt
- ? Step
- ? Reset
- ? Break