

# Coriolis User's Guide

## Contents

<b>Coriolis User's Guide</b>	<b>1</b>
Credits & License	2
Release Notes	3
Release 1.0.1475	3
Release 1.0.1963	3
Release 1.0.2049	3
Release v2.0.1	4
Release v2.1	4
<b>Release v2.2</b>	<b>4</b>
Installation	5
Fixed Directory Tree	6
Building Coriolis	7
Packaging Coriolis	8
Hooking up into ALLIANCE	8
Setting up the Environment (coriolisEnv.py)	8
Documentation	9
General Software Architecture	9
Coriolis Configuration & Initialisation	9
First Stage: Symbolic Technology Selection	10
Second Stage: Technology Configuration Loading	10
Configuration Helpers	10
Hacking the Configuration Files	13
CGT - The Graphical Interface	14
Viewer & Tools	15
STRATUS Netlist Capture	15
The HURRICANE Data-Base	15
Synthetizing and loading a design	16
Etesian -- Placer	16
Knik -- Global Router	18
Kite -- Detailed Router	18
Executing Python Scripts in Cgt	20
Printing & Snapshots	21
Memento of Shortcuts in Graphic Mode	21
Cgt Command Line Options	22
Miscellaneous Settings	23
The Controller	25
The Look Tab	25
The Filter Tab	25
The Layers&Go Tab	26
The Netlist Tab	27
The Selection Tab	28
The Inspector Tab	29
The Settings Tab	31
Python Interface for HURRICANE/ CORIOLIS	32
Plugins	33
Chip Placement	33
Clock Tree	36
Recursive-Save (RSave)	37
A Simple Example: AM2901	37

## Credits & License

HURRICANE ..... Rémy ESCASSUT & Christian MASSON  
ETESIAN ..... Gabriel GOUVINE  
STRATUS ..... Sophie BELLOEIL  
KNIK ..... Damien DUPUIS  
KITE, UNICORN ..... Jean-Paul CHAPUT

The HURRICANE data-base is copyright© BULL 2000-2016 and is released under the terms of the LGPL license. All other tools are copyright© UPMC 2008-2016 and released under the GPL license.

Others important contributors to CORIOLIS are Christophe ALEXANDRE, Hugo CLEMENT, Marek SROKA and Wu YIFEI.

The KNIK router makes use of the FLUTE software, which is copyright© Chris C. N. CHU from the Iowa State University (<http://home.eng.iastate.edu/~cnchu/>).

## Release Notes

### Release 1.0.1475

This is the first preliminary release of the CORIOLIS 2 framework.

This release mainly ships the global router KNIK and the detailed router KITE. Together they aim to replace the ALLIANCE NERO router. Unlike NERO, KITE is based on an innovating routing modeling and ad-hoc algorithm. Although it is released under GPL license, the source code will be available later.

Contents of this release:

1. A graphical user interface (viewer only).
2. The KNIK global router.
3. The KITE detailed router.

Supported input/output formats:

- ALLIANCE **vst** (netlist) & **ap** (physical) formats.
- Even if there are some references to the CADENCE LEFDEF format, its support is not included because it depends on a library only available to Si2 affiliated members.

### Release 1.0.1963

Release 1963 is alpha. All the tools from CORIOLIS 1 have been ported into this release.

Contents of this release:

1. The STRATUS netlist capture language (GENLIB replacement).
2. The MAUKA placer (still contains bugs).
3. A graphical user interface (viewer only).
4. The KNIK global router.
5. The KITE detailed router.
6. Partially implemented python support for configuration files (alternative to XML).
7. A documentation (imcomplete/obsoleted in HURRICANE's case).

### Release 1.0.2049

Release 2049 is Alpha.

Changes of this release:

1. The HURRICANE documentation is now accurate. Documentation for the Cell viewer and CRLCORE has been added.
2. More extensive Python support for all the components of CORIOLIS.
3. Configuration is now completely migrated under Python. XML loaders can still be used for compatibility.
4. The **cgt** main has been rewritten in Python.

**Release v2.0.1**

1. Migrated the repository from **svn** to **git**, and release complete sources. As a consequence, we drop the distribution packaging support and give public read-only access to the repository.
2. Deep rewrite of the KATABATIC database and KITE detailed router, achieve a speedup factor greater than 20...

**Release v2.1**

1. Replace the old simulated annealing placer MAUKA by the analytical placer ETESIAN and its legalization and detailed placement tools.
2. Added a Blif format parser to process circuits generated by the Yosys and ABC logic synthesizers.
3. The multiples user defined configuration files are now grouped under a common hidden (dot) directory `.coriolis2` and the file extension is back from `.conf` to `.py`.

**Release v2.2**

1. Added JSON import/export of the whole Hurricane DataBase. Two save mode are supported: *Cell* mode (standalone) or *Blob* mode, which dump the whole design down and including the standard cells.

## Installation



### Note

As the sources are being released, the binary packaging is dropped. You still may find older version here: <http://asim.lip6.fr/pub/coriolis/2.0>.

In a nutshell, building source consist in pulling the **git** repository then running the **ccb** installer.

Main building prerequisites:

- cmake
- C++11-capable compiler
- [RapidJSON](#)
- python2.7
- boost
- libxml2
- bzip2
- yacc & lex
- Qt 4 or Qt 5

Building documentation prerequisites:

- doxygen
- latex
- latex2html
- python-docutils (for reStructuredText)

Optional libraries:

- LEF/DEF (from [Sl2](#))

For other distributions, refer to their own packaging system.

## Fixed Directory Tree

In order to simplificate the work of the **ccb** installer, the source, build and installation tree is fixed. To successfully compile CORIOLIS you must follow it exactly. The tree is relative to the home directory of the user building it (noted `~/` or `$HOME/`). Only the source directory needs to be manually created by the user, all others will be automatically created either by **ccb** or the build system.

Sources	
Sources root <b>under git</b>	~/coriolis-2.x/src ~/coriolis-2.x/src/coriolis
Architecture Dependant Build	
Linux, SL 7, 64 bits Linux, SL 6, 32 bits Linux, SL 6, 64 bits Linux, Fedora, 64 bits Linux, Fedora, 32 bits FreeBSD 8, 32 bits FreeBSD 8, 64 bits Windows 7, 32 bits Windows 7, 64 bits Windows 8.x, 32 bits Windows 8.x, 64 bits	~/coriolis-2.x/Linux.el7_64/Release.Shared/build/<tool> ~/coriolis-2.x/Linux.slsoc6x/Release.Shared/build/<tool> ~/coriolis-2.x/Linux.slsoc6x_64/Release.Shared/build/<tool> ~/coriolis-2.x/Linux.fc_64/Release.Shared/build/<tool> ~/coriolis-2.x/Linux.fc/Release.Shared/build/<tool> ~/coriolis-2.x/FreeBSD.8x.i386/Release.Shared/build/<tool> ~/coriolis-2.x/FreeBSD.8x.amd64/Release.Shared/build/<tool> ~/coriolis-2.x/Cygwin.W7/Release.Shared/build/<tool> ~/coriolis-2.x/Cygwin.W7_64/Release.Shared/build/<tool> ~/coriolis-2.x/Cygwin.W8/Release.Shared/build/<tool> ~/coriolis-2.x/Cygwin.W8_64/Release.Shared/build/<tool>
Architecture Dependant Install	
Linux, SL 6, 32 bits	~/coriolis-2.x/Linux.slsoc6x/Release.Shared/install/
FHS Compliant Structure under Install	
Binaries Libraries (Python) Include by tool Configuration files Doc, by tool	.../install/bin .../install/lib .../install/include/coriolis2/<project>/<tool> .../install/etc/coriolis2/ .../install/share/doc/coriolis2/en/html/<tool>



### Note

*Alternate build types:* the `Release.Shared` means an optimized build with shared libraries. But there are also available `Static` instead of `Shared` and `Debug` instead of `Release` and any combination of them. `Static` do not work because I don't know yet to mix statically linked binaries and Python modules (which must be dynamic).

## Building Coriolis

First step is to install the prerequisites. Currently, only [RapidJSON](#). As RapidJSON is evolving fast, if you encounter compatibility problems, the exact version we compiled against is given below.

```
dummy@lepka:~$ mkdir -p ~/coriolis-2.x/src/support
dummy@lepka:~$ cd ~/coriolis-2.x/src/support
dummy@lepka:~$ git clone http://github.com/miloyip/rapidjson
dummy@lepka:~$ git checkout ec322005072076ef53984462fb4a1075c27c7dfd
```

The second step is to create the source directory and pull the **git** repository:

```
dummy@lepka:~$ mkdir -p ~/coriolis-2.x/src
dummy@lepka:~$ cd ~/coriolis-2.x/src
dummy@lepka:~$ git clone https://www-soc.lip6.fr/git/coriolis.git
```

Third and final step, build & install:

```
dummy@lepka:src$ ./bootstrap/ccb.py --project=support \
                                --project=coriolis \
                                --make="-j4 install"
dummy@lepka:src$ ./bootstrap/ccb.py --project=support \
                                --project=coriolis \
                                --doc --make="-j1 install"
```

We need to separate to perform a separate installation of the documentation because it do not support to be generated with a parallel build. So we compile & install in a first stage in `-j4` (or whatever) then we generate the documentation in `-j1`

Under RHEL6 or clones, you must build using the **devtoolset2**:

```
dummy@lepka:src$ ./bootstrap/ccb.py --project=coriolis \
                                --devtoolset-2 --make="-j4 install"
```

If you want to uses Qt 5 instead of Qt 4, you may add the `--qt5` argument.

The complete list of **ccb** functionalities can be accessed with the `--help` argument. It also may be run in graphical mode (`--gui`).

**Building the Devel Branch** In the CORIOLIS **git** repository, two branches are present:

- The **master** branch, which contains the latest stable version. This is the one used by default if you follow the above instructions.
- The **devel** branch, which obviously contains the latest commits from the development team. To use it instead of the **master** one, do the following command just after the first step:

```
dummy@lepka:~$ git checkout devel
dummy@lepka:src$ ./bootstrap/ccb.py --project=coriolis \
                                --make="-j4 install" --debug
```

Be aware that it may requires newer versions of the dependencies and may introduce incompatibilites with the stable version.

In the (unlikely) event of a crash of **cgt**, as it is a PYTHON script, the right command to run **gdb** on it is:

```
dummy@lepka:work$ gdb python core.XXXX
```

**Additional Requirement under MacOS** CORIOLIS make uses of the **boost : :python** module, but the MACPORTS **boost** seems unable to work with the PYTHON bundled with MacOS. So you have to install both of them from MACPORTS:

```
dummy@macos:~$ port install boost +python27
dummy@macos:~$ port select python python27
dummy@macos:~$ export DYLD_FRAMEWORK_PATH=/opt/local/Library/Frameworks
```

The last two lines tell MacOS to use the PYTHON from MACPORTS and *not* from the system. Then proceed with the generic install instructions.

### Packaging Coriolis

Packager should not uses **ccb**, instead `bootstrap/Makefile.package` is provided to emulate a top-level autotool makefile. Just copy it in the root of the CORIOLIS git repository (`~/coriolis-2.x/src/coriolis/`) and build.

Slightly outdated packaging configuration files can also be found under `bootstrap/`:

- `bootstrap/coriolis2.spec.in` for **rpm** based distributions.
- `bootstrap/debian` for DEBIAN based distributions.

### Hooking up into ALLIANCE

CORIOLIS relies on ALLIANCE for the cell libraries. So after installing or packaging, you must configure it so that it can found those libraries.

This is done by editing the one variable **cellsTop** in the ALLIANCE helper (see [Alliance Helper](#)). This variable must point to the directory of the cells libraries. In a typical installation, this is generally `/usr/share/alliance/cells`.

### Setting up the Environment (coriolisEnv.py)

To simplify the tedious task of configuring your environment, a helper is provided in the `bootstrap` source directory (also installed in the directory `.../install/etc/coriolis2/`):

```
~/coriolis-2.x/src/coriolis/bootstrap/coriolisEnv.py
```

Use it like this:

```
dummy@lepka:~> eval `~/coriolis-2.x/src/coriolis/bootstrap/coriolisEnv.py`
```



#### Note

**Do not call that script in your environment initialisation.** When used under RHEL6 or clones, it needs to be run in the **devtoolset2** environment. The script then launch a new shell, which may cause an infinite loop if it's called again in, say `~/ .bashrc`.

Instead you may want to create an alias:

```
alias c2r='eval "` /coriolis-2.x/src/coriolis/bootstrap/coriolisEnv.py`'
```



## Documentation

The general index of the documentation for the various parts of Coriolis are available here [Coriolis Tools Documentation](#).




### Note

**Python Documentation:** Most of the documentation is related to the C++ API and implementation of the tools. However, the PYTHON bindings have been created so they mimic *as closely as possible* the C++ interface, so the documentation applies to both languages with only minor syntactic changes.

## General Software Architecture

CORIORIS has been built with respect of the classical paradigm that the computational intensive parts have been written in C++, and almost everything else in PYTHON. To build the PYTHON interface we used two methods:

- For self-contained modules **boost::python** (mainly in **vlsisapd**).
- For all modules based on HURRICANE, we created our own wrappers due to very specific requirements such as shared functions between modules or C++/PYTHON secure bi-directional object deletion.



## Coriolis Configuration & Initialisation

All configuration & initialization files are Python scripts, despite their **.conf** extension. From a syntactic point of view, there is no difference between the system-wide configuration files and the user's configuration, they may use the same Python helpers.

Configuration is done in two stages:

1. Selecting the symbolic technology.
2. Loading the complete configuration for the given technology.

### First Stage: Symbolic Technology Selection

The initialization process is done by executing, in order, the following file(s):

Order	Meaning	File
1	The system setting	<code>/etc/coriolis2/techno.conf</code>
2	The user's global setting	<code>\${HOME}/.coriolis2/techno.py</code>
3	The user's local setting	<code>&lt;CWD&gt;/.coriolis2/techno.py</code>

Thoses files must provides only two variables, the name of the symbolic technology and the one of the real technology. For example:

```
# -*- Mode:Python -*-

symbolicTechno = 'cmos'
realTechno     = 'hcmos9'
```

### Second Stage: Technology Configuration Loading

The **TECHNO** variable is set by the first stage and it's the name of the symbolic technology. A directory of that name, with all the configuration files, must exists in the configuration directory. In addition to the technology-specific directories, a **common/** directory is there to provides a trunk for all the identical datas across the various technologies. The initialization process is done by executing, in order, the following file(s):

Order	Meaning	File
1	The system initialization	<code>/etc/coriolis2/&lt;TECHNO&gt;/&lt;TOOL&gt;.conf</code>
2	The user's global initialization	<code>\${HOME}/.coriolis2/settings.py</code>
3	The user's local initialization	<code>&lt;CWD&gt;/.coriolis2/settings.py</code>



#### Note

*The loading policy is not hard-coded.* It is implemented at Python level in `/etc/coriolis2/coriolisInit.py`, and thus may be easily be amended to whatever site policy.

The truly mandatory requirement is the existence of `coriolisInit.py` which *must* contain a `coriolisConfigure()` function with no argument.

### Configuration Helpers

To ease the writing of configuration files, a set of small helpers is available. They allow to setup the configuration parameters through simple assembly of tuples. The helpers are installed under the directory:

```
<install>/etc/coriolis2/
```

Where `<install>/` is the root of the installation.

**ALLIANCE Helper** The configuration file must provide a **allianceConfig** tuple of the form:

```
cellsTop = '/usr/share/alliance/cells/'

allianceConfig = \
    ( ( 'SYMBOLIC_TECHNOLOGY', helpers.sysConfDir+'/technology.symbolic.xml' )
      , ( 'REAL_TECHNOLOGY'    , helpers.sysConfDir+'/technology.cmos130.s2r.xml' )
      , ( 'DISPLAY'            , helpers.sysConfDir+'/display.xml' )
      , ( 'CATALOG'             , 'CATAL' )
      , ( 'WORKING_LIBRARY'     , '.' )
      , ( 'SYSTEM_LIBRARY'     , ( (cellsTop+'sxml'    , Environment.Append)
                                   , (cellsTop+'dp_sxml' , Environment.Append)
                                   , (cellsTop+'ramlib'  , Environment.Append)
                                   , (cellsTop+'romlib'  , Environment.Append)
                                   , (cellsTop+'rflib'   , Environment.Append)
                                   , (cellsTop+'rf2lib'   , Environment.Append)
                                   , (cellsTop+'pxlib'    , Environment.Append) ) )
      , ( 'SCALE_X'             , 100 )
      , ( 'IN_LO'               , 'vst' )
      , ( 'IN_PH'               , 'ap' )
      , ( 'OUT_LO'              , 'vst' )
      , ( 'OUT_PH'              , 'ap' )
      , ( 'POWER'               , 'vdd' )
      , ( 'GROUND'              , 'vss' )
      , ( 'CLOCK'               , '^ck.*' )
      , ( 'BLOCKAGE'            , '^blockageNet*' )
    )
```

The example above shows the system configuration file, with all the available settings. Some important remarks about those settings:

- In its configuration file, the user does not need to redefine all the settings, just the one he wants to change. In most of the cases, the `SYSTEM_LIBRARY`, the `WORKING_LIBRARY` and the special net names (at this point there is not much alternatives for the others settings).
- `SYSTEM_LIBRARY` setting: Setting up the library search path. Each library entry in the tuple will be added to the search path according to the second parameter:
  - **Environment::Append**: append to the search path.
  - **Environment::Prepend**: insert in head of the search path.
  - **Environment::Replace**: look for a library of the same name and replace it, without changing the search path order. If no library of that name already exists, it is appended.

A library is identified by its name, this name is the last component of the path name. For instance: `/soc/alliance/sxml` will be named `sxml`. Implementing the `ALLIANCE` specification, when looking for a *Cell* name, the system will browse sequentially through the library list and returns the first *Cell* whose name match.

- For `POWER`, `GROUND`, `CLOCK` and `BLOCKAGE` net names, a regular expression (GNU regexp) is expected.
- The `helpers.sysConfDir` variable is supplied by the helpers, it is the directory in which the system-wide configuration files are located. For a standard installation it would be: `/soc/coriolis2`.

A typical user's configuration file would be:

```
import os

homeDir = os.getenv('HOME')

allianceConfig = \
    ( ('WORKING_LIBRARY'      , homeDir+'/worklib')
      , ('SYSTEM_LIBRARY'    , (homeDir+'/mylib', Environment.Append) ) )
      , ('POWER'              , 'vdd.*')
      , ('GROUND'             , 'vss.*')
    )
```

**Tools Configuration Helpers** All the tools uses the same helper to load their configuration (a.k.a. *Configuration Helper*). Currently the following configuration system-wide configuration files are defined:

- **misc.conf**: commons settings or not belonging specifically to a tool.
- **etesian.conf**: for the ETESIAN tool.
- **kite.conf**: for the KITE tool.
- **stratus1.conf**: for the STRATUS1 tool.

Here is the contents of **etesian.conf**:

```
# Etesian parameters.
parametersTable = \
    ( ('etesian.aspectRatio'      , TypePercentage, 100      , { 'min':10, 'max':1000
      , ('etesian.spaceMargin'    , TypePercentage, 5          )
      , ('etesian.uniformDensity' , TypeBool      , False   )
      , ('etesian.routingDriven'  , TypeBool      , False   )
      , ('etesian.effort'         , TypeEnumerate , 2
      , { 'values':( ("Fast"      , 1)
                    , ("Standard", 2)
                    , ("High"     , 3)
                    , ("Extreme"  , 4) ) }
    )
    , ("etesian.graphics"         , TypeEnumerate , 2
    , { 'values':( ("Show every step" , 1)
                  , ("Show lower bound" , 2)
                  , ("Show result only" , 3) ) }
    )
    )

layoutTable = \
    ( (TypeTab      , 'Etesian', 'etesian')

      , (TypeTitle , 'Placement area')
      , (TypeOption, "etesian.aspectRatio"      , "Aspect Ratio, X/Y (%)", 0 )
      , (TypeOption, "etesian.spaceMargin"      , "Space Margin"          , 1 )
      , (TypeRule  , )
      , (TypeTitle , 'Etesian - Placer')
      , (TypeOption, "etesian.uniformDensity", "Uniform density"      , 0 )
      , (TypeOption, "etesian.routingDriven" , "Routing driven"      , 0 )
      , (TypeOption, "etesian.effort"         , "Placement effort"    , 1 )
```

```
, (TypeOption, "etesian.graphics", "Placement view", 1 )
, (TypeRule ,)
)
```

Taxonomy of the file:

- It must contains, at least, the two tables:
  - `parametersTable`, defines & initialise the configuration variables.
  - `layoutTables`, defines how the various parameters will be displayed in the configuration window ([The Settings Tab](#)).
- The `parametersTable`, is a tuple (list) of tuples. Each entry in the list describe a configuration parameter. In it's simplest form, it's a quadruplet (**TypeOption**, **'paramId'**, **ParameterType**, **DefaultValue**) with:
  1. `TypeOption`, tells that this tuple describe a parameter.
  2. `paramId`, the identifier of the parameter. Identifiers are defined by the tools. The list of parameters is detailed in each tool section.
  3. `ParameterType`, the kind of parameter. Could be:
    - `TypeBool`, boolean.
    - `TypeInt`, signed integer.
    - `TypeEnumerate`, enumerated type, needs extra entry.
    - `TypePercentage`, percentage, expressed between 0 and 100.
    - `TypeDouble`, float.
    - `TypeString`, character string.
  4. `DefaultValue`, the default value for that parameter.

## Hacking the Configuration Files

Asides from the symbols that gets used by the configuration helpers like `allianceConfig` or `parametersTable`, you can put pretty much anything in `<CWD>/coriolis2/settings.py` (that is, written in PYTHON).

For example:

```
# -*- Mode:Python -*-

defaultStyle = 'Alliance.Classic [black]'

# Regular Coriolis configuration.
parametersTable = \
    ( ('misc.catchCore'           , TypeBool      , False )
      , ('misc.info'              , TypeBool      , False )
      , ('misc.paranoid'          , TypeBool      , False )
      , ('misc.bug'               , TypeBool      , False )
      , ('misc.logMode'           , TypeBool      , True  )
      , ('misc.verboseLevel1'     , TypeBool      , False )
      , ('misc.verboseLevel2'     , TypeBool      , True  )
      , ('misc.minTraceLevel'     , TypeInt       , 0     )
      , ('misc.maxTraceLevel'     , TypeInt       , 0     )
    )

# Some ordinary Python script...
import os
```

```

print '          o Cleaning up ClockTree previous run.'
for fileName in os.listdir('.'):
    if fileName.endswith('.ap') or (fileName.find('_clocked.') >= 0):
        print '          - <%s>' % fileName
        os.unlink(fileName)

```


See [Python Interface to Coriolis](#) for more details those capabilities.

## CGT - The Graphical Interface

The CORIOLIS graphical interface is split up into two windows.


- The **Viewer**, with the following features:
  - Basic load/save capabilities.
  - Display the current working cell. Could be empty if the design is not yet placed.
  - Execute Stratus Scripts.
  - Menu to run the tools (placement, routage).

Features are detailed in [Viewer & Tools](#).



- The **Controller**, which allows:
  - Tweak what is displayed by the *Viewer*. Through the *Look*, *Filter* and *Layers&Gos* tabs.
  - Browse the *netlist* with eponym tab.

- Show the list of selected objects (if any) with *selection*
- Walk through the Database, the Cell or the Selection with *Inspector*. This is an advanced feature, reserved for experimented users.
- The tab *Settings* which give access to all the settings. They are closely related to Configuration & Initialisation.



## Viewer & Tools

### STRATUS Netlist Capture

STRATUS is the replacement for GENLIB procedural netlist capture language. It is designed as a set of PYTHON classes, and comes with it's own documentation ([Stratus Documentation](#))

### The HURRICANE Data-Base

The ALLIANCE flow is based on the MBK data-base, which has one data-structure for each view. That is, **Lofig** for the *logical* view and **Phfig** for the *physical* view. The place and route tools were responsible for maintaining (or not) the coherency between views. Reflecting this weak coupling between views, each one was stored in a separate file with a specific format. The *logical* view is stored in a **vst** file in VHDL format and the *physical* in an **ap** file in an ad-hoc format.

The CORIOLIS flow is based on the HURRICANE data-base, which has a unified structure for *logical* and *physical* view. That data structure is the *Cell* object. The *Cell* can have any state between pure netlist and completely placed and routed design. Although the memory representation of the views has deeply changed we still use the ALLIANCE files format, but they now really represent views of the same object. The point is that one must be very careful about view coherency when going to and from CORIOLIS.

As for the second release, CORIOLIS can be used only for three purposes :

- **Placing a design**, in which case the *netlist* view must be present.

- **Routing a design**, in that case the *netlist* view and the *layout* view must be present and *layout* view must contain a placement. Both views must have the same name. When saving the routed design, it is advised to change the design name otherwise the original unrouted placement in the *layout* view will be overwritten.
- **Viewing a design**, the *netlist* view must be present, if a *layout* view is present it still must have the same name but it can be in any state.

### Synthetizing and loading a design

COROLIS supports several file formats. It can load all file format from the ALLIANCE toolchain (.ap for layout, behavioural and structural vhd1 .vbe and .vst), BLIF netlist format as well as benchmark formats from the ISPD contests.

It can be compiled with LEF/DEF support, although it requires acceptance of the SI2 license and may not be compiled in your version of the software.

**Synthesis under Yosys** You can create a BLIF file from the Yosys synthetizer, which can be imported under Coriolis. Most libraries are specified as a .lib liberty file and a .lef LEF file. Yosys opens most .lib files with minor modifications, but LEF support in Coriolis relies on SI2. If Coriolis hasn't been compiled against it, the library is given in ALLIANCE .ap format. [Some free libraries](#) already provide both .ap and .lib files.

Once you have installed a common library under Yosys and Coriolis, just synthetize your design with Yosys and import it (as Blif without the extension) under Coriolis to perform place&route.

**Synthesis under Alliance** ALLIANCE is an older toolchain but has been extensively used for years. Coriolis can import and write Alliance designs and libraries directly.

### Etesian -- Placer

The ETESIAN placer is a state of the art (as of 2015) analytical placer. It is within 5% of other placers' solutions, but is normally a bit worse than ePlace. This COROLIS tool is actually an encapsulation of COLOQUINTE which is the placer.



#### Note

*Instance Uniquification Unsupported:* a same logical instance cannot have two different placements. So, either you manually make a clone of it or you supply a placement for it. We need to implement uniquification in the HURRICANE database.


### Hierarchical Placement

The placement area is defined by the top cell abutment box.

When placing a complete hierarchy, the abutment boxes of the cells (models) other than the top cell are sets identical to the one of the top cell and their instances are all placed at position  $(0, 0, ID)$ . That is, all the abutments boxes, whatever the hierarchical level, defines the same area (they are exactly superposed).

We choose this scheme because the placer will see all the instances as virtually flattened, so they can be placed anywhere inside the top-cell abutment box.





### Computing the Placement Area

The placement area is computed using the `ettesian.aspectRatio` and `ettesian.spaceMargin` parameters only if the top-cell has an empty abutment box. If the top-cell abutment box has to be set, then it is propagated to all the instances models recursively.

### Resetting the Placement

Once a placement has been done, the placer cannot reset it (will be implemented later). To perform a new placement, you must restart **cgt**. In addition, if you have saved the placement on disk, you must erase any **.ap** file, which are automatically reloaded along with the netlist (**.vst**).

### Limitations

Etesian supports standard cells and fixed macros. As for the Coriolis 2.1 version, it doesn't support movable macros, and you must place every macro beforehand. Timing and routability analysis are not included either, and the returned placement may be unroutable.

### Etesian Configuration Parameters

Parameter Identifier	Type	Default
<b>Etesian Parameters</b>		
etesian.aspectRatio	TypePercentage	<b>100</b>
	Define the height on width H/W aspect ratio, can be comprised between 10 and 1000	
etesian.spaceMargin	TypePercentage	<b>5</b>
	The extra white space added to the total area of the standard cells	
etesian.uniformDensity	TypeBool	<b>False</b>
	Whether the cells will be spread evenly across the area or allowed to form denser clusters	
etesian.effort	TypeInt	<b>2</b>
	Sets the balance between the speed of the placer and the solution quality	
etesian.routingDriven	TypeBool	<b>False</b>
	Whether the tool will try routing iterations and whitespace allocation to improve routability; to be implemented	
etesian.graphics	TypeInt	<b>2</b>
	How often the display will be refreshed More refreshing slows the placer. <ul style="list-style-type: none"> <li>• 1 shows both upper and lower bounds</li> <li>• 2 only shows lower bound results</li> <li>• 3 only shows the final results</li> </ul>	

### Knik -- Global Router

The quality of KNiK global routing solutions are equivalent to those of [FGR](#) 1.0. For an in-depth description of KNiK algorithms, you may download the thesis of D. DUPUIS available from here~: [Knik Thesis](#).

The global router is (not yet) deterministic. To circumvent this limitation, a global routing *solution* can be saved to disk and reloaded for later uses.

A global routing is saved into a file with the same name as the design and a **kgf** extension. It is in [Box Router](#) output format.

Menus:

- **P&R** → **Step by Step** → **Save Global Routing**.
- **P&R** → **Step by Step** → **Load Global Routing**.

### Kite -- Detailed Router

KITE no longer suffers from the limitations of NERO. It can route big designs as its runtime and memory footprint is almost linear (with respect to the number of gates). It has successfully routed design of more than 150K gates.

However, this first release comes with the temporary the following restrictions:

- Works only with SxLIB standard cell gauge.

- Works always with 4 routing metal layers (*M2* through *M5*).
- Do not allow (take into account) pre-routed wires on signals other than POWER or GROUND.



#### Note

**Slow Layer Assignment.** Most of the time, the layer assignment stage is fast (less than a dozen seconds), but in some instances it can take more than a dozen *minutes*. This is a known bug and will be corrected in later releases.

After each run, KITE displays a set of *completion ratios* which must all be equal to 100% if the detailed routing has been successful. In the event of a failure, on a saturated design, you may decrease the *edge saturation ratio* (argument *--edge*) to balance more evenly the design saturation. That is, the maximum saturation decrease at the price of a wider saturated area and increased wirelength. This is the saturation of the *global* router KNIK, and you may increase/decrease by steps of 5%, which represent one track. The maximum capacity of the SxLib gauge is 10 tracks in two layers, that makes 20 tracks by KNIK edge.

Routing a design is done in four ordered steps:

1. Detailed pre-route **P&R** → **Step by Step** → **Detailed Pre-Route**.
2. Global routing **P&R** → **Step by Step** → **Global Route**.
3. Detailed routing **P&R** → **Step by Step** → **Detailed Route**.
4. Finalize routing **P&R** → **Step by Step** → **Finalize Route**.

It is possible to supply to the router a complete wiring for some nets that the user's wants to be routed according to a specific topology. The supplied topology must respect the building rules of the KATABATIC database (contacts must be, terminals, turns, h-tee & v-tee only). During the first step **Detailed Pre-Route** the router will solve overlaps between the segments, without making any dogleg. If no pre-routed topologies are present, this step may be omitted. Any net routed at this step is then fixed and become unmovable for the later stages.

After the detailed routing step the KITE data-structure is still active (the Hurricane wiring is decorated). The finalize step performs the removal of the KITE data-structure, and it is not advisable to save the design before that step.

You may visualize the density (saturation) of either KNIK (on edges) or KITE (on GCells) until the routing is finalized. Special layers appears to that effect in the [The Layers&Go Tab](#).

**Kite Configuration Parameters** As KNIK is only called through KITE, it's parameters also have the **kite.** prefix.

The KATABATIC parameters control the layer assignment step.

All the defaults value given below are from the default ALLIANCE technology (**cmos** and **SxLib** cell gauge/routing gauge).

Parameter Identifier	Type	Default
<b>Katabatic Parameters</b>		
katabatic.topRoutingLayer	TypeString	<b>METAL5</b>
	Define the highest metal layer that will be used for routing (inclusive).	
katabatic.globalLengthThreshold	TypeInt	<b>1450</b>
	This parameter is used by a layer assignment method which is no longer used (did not give good results)	

... continued on next page

Parameter Identifier	Type	Default
katabatic.saturateRatio	TypePercentage	80
	If $M(x)$ density is above this ratio, move up feedthru global segments up from depth $x$ to $x+2$	
katabatic.saturateRp	TypeInt	8
	If a GCell contains more terminals ( <b>RoutingPad</b> ) than that number, force a move up of the connecting segments to those in excess	
Knik Parameters		
kite.hTracksReservedLocal	TypeInt	3
	To take account the tracks needed <i>inside</i> a GCell to build the <i>local</i> routing, decrease the capacity of the edges of the global router. Horizontal and vertical locally reserved capacity can be distinguished for more accuracy.	
kite.vTracksReservedLocal	TypeInt	3
	cf. kite.hTracksReservedLocal	
Kite Parameters		
kite.eventsLimit	TypeInt	4000002
	The maximum number of segment displacements, this is a last ditch safety against infinite loop. It's perhaps a little too low for big designs	
kite.ripupCost	TypeInt	3
	Differential introduced between two ripup cost to avoid a loop between two ripped up segments	
kite.strapRipupLimit	TypeInt	16
	Maximum number of ripup for <i>strap</i> segments	
kite.localRipupLimit	TypeInt	9
	Maximum number of ripup for <i>local</i> segments	
kite.globalRipupLimit	TypeInt	5
	Maximum number of ripup for <i>global</i> segments, when this limit is reached, triggers topologic modification	
kite.longGlobalRipupLimit	TypeInt	5
	Maximum number of ripup for <i>long global</i> segments, when this limit is reached, triggers topological modification	

## Executing Python Scripts in Cgt

Python/Stratus scripts can be executed either in text or graphical mode.



### Note

**How Cgt Locates Python Scripts:** **cgt** uses the Python `import` mechanism to load Python scripts. So you must give the name of your script whitout `.py` extension and it must be reachable through the `PYTHONPATH`. You may uses the dotted module notation.

A Python/Stratus script must contains a function called `ScriptMain()` with one optional argument, the graphical editor into which it may be running (will be set to `None` in text mode). The Python interface to the editor (type: **CellViewer**) is limited to basic capabilities only.

Any script given on the command line will be run immediatly *after* the initializations and *before* any other argument is processed.

For more explanation on Python scripts see [Python Interface to Coriolis](#).

## Printing & Snapshots

Printing or saving into a PDF is fairly simple, just uses the **File -> Print** menu or the `CTRL+P` shortcut to open the dialog box.

The print functionality uses exactly the same rendering mechanism as for the screen, beeing almost *WYSIWYG*. Thus, to obtain the best results it is advisable to select the `Coriolis.Printer` look (in the *Controller*), which uses a white background and much suited for high resolutions 32x32 pixels patterns

There is also two mode of printing selectable through the *Controller Settings -> Misc -> Printer/Snapshot Mode*:

Mode	DPI (approx.)	Intended Usage
<b>Cell Mode</b>	150	For single <code>Cell</code> printing or very small designs. Patterns will be bigger and more readable.
<b>Design Mode</b>	300	For designs (mostly composed of wires and cells out-lines).




### Note

*The pdf file size* Be aware that the generated PDF files are indeed only pixmaps. So they can grew very large if you select paper format above A2 or similar.



Saving into an image is subject to the same remarks as for PDF.

## Memento of Shortcuts in Graphic Mode

The main application binary is `cgt`.

Category	Keys	Action
<b>Moves</b>	<div>Up, Down</div> <div>Left, Right</div>	Shift the view in the according direction
<b>Fit</b>	f	Fit to the Cell abutment box
<b>Refresh</b>	CTRL+L	Triggers a complete display redraw
<b>Goto</b>	g	<i>aperture</i> is the minimum side of the area displayed around the point to go to. It's an alternative way of setting the zoom level
<b>Zoom</b>	z, m	Respectively zoom by a 2 factor and <i>unzoom</i> by a 2 factor
	 Area Zoom	You can perform a zoom to an area. Define the zoom area by <i>holding down the left mouse button</i> while moving the mouse.

... continued on next page

Category	Keys	Action
Selection	 Area Selection	You can select displayed objects under an area. Define the selection area by <i>holding down the right mouse button</i> while moving the mouse.
	 Toggle Selection	You can toggle the selection of one object under the mouse position by pressing <code>CTRL</code> and pressing down <i>the right mouse button</i> . A popup list of what's under the position shows up into which you can toggle the selection state of one item.
	<code>S</code>	Toggle the selection visibility
Controller	<code>CTRL+I</code>	Show/hide the controller window. It's the Swiss Army Knife of the viewer. From it, you can fine-control the display and inspect almost everything in your design.
Rulers	<code>k</code> , <code>ESC</code>	One stroke on <code>k</code> enters the ruler mode, in which you can draw one ruler. You can exit the ruler mode by pressing <code>ESC</code> . Once in ruler mode, the first click on the <i>left mouse button</i> sets the ruler's starting point and the second click the ruler's end point. The second click exits automatically the ruler mode.
	<code>K</code>	Clears all the drawn rulers
Print	<code>CTRL+P</code>	Currently rather crude. It's a direct copy of what's displayed in pixels. So the resulting picture will be a little blurred due to anti-aliasing mechanism.
Open/Close	<code>CTRL+O</code>	Opens a new design. The design name must be given without path or extension.
	<code>CTRL+W</code>	Close the current viewer window, but do not quit the application.
	<code>CTRL+Q</code>	<code>CTRL+Q</code> quit the application (closing all windows).
Hierarchy	<code>CTRL+Down</code>	Go one hierarchy level down. That is, if there is an <i>instance</i> under the cursor position, load it's <i>model</i> Cell in place of the current one.
	<code>CTRL+Up</code>	Go one hierarchy level up. if we have entered the current model through <code>CTRL+Down</code> reload the previous model (the one in which this model is instanciated).

### Cgt Command Line Options

Appart from the obvious `--text` options, all can be used for text and graphical mode.

Arguments	Meaning
<code>-t   --text</code>	Instruct <b>cgt</b> to run in text mode.
<code>-L   --log-mode</code>	Disable the uses of ANSI escape sequence on the <b>tty</b> . Useful when the output is redirected to a file.
<code>-c &lt;cell&gt;   --cell=&lt;cell&gt;</code>	The name of the design to load, without leading path or extension.

... continued on next page

Arguments	Meaning
<code>-g --load-global</code>	Reload a global routing solution from disk. The file containing the solution must be named <code>&lt;cell&gt;.kgr</code> .
<code>--save-global</code>	Save the global routing solution, into a file named <code>&lt;design&gt;.kgr</code> .
<code>-e &lt;ratio&gt; --edge=&lt;ratio&gt;</code>	Change the edge capacity for the global router, between 0 and 1 (KNIK).
<code>-G --global-route</code>	Run the global router (KNIK).
<code>-R --detailed-route</code>	Run the detailed router (KITE).
<code>-s --save-design=&lt;routed&gt;</code>	The design into which the routed layout will be saved. It is strongly recommended to choose a different name from the source (unrouted) design.
<code>--events-limit=&lt;count&gt;</code>	The maximal number of events after which the router will stop. This is mainly a failsafe against looping. The limit is set to 4 millions of iteration which should suffice to any design of 100K. gates. For bigger designs you may want to increase this limit.
<code>--stratus-script=&lt;module&gt;</code>	Run the Python/Stratus script <code>module</code> . See <a href="#">Python Scripts in Cgt</a> .

Some Examples :

- Run both global and detailed router, then save the routed design :

```
> cgt -v -t -G -R --cell=design --save-design=design_kite
```

- Load a previous global solution, run the detailed router, then save the routed design :

```
> cgt -v -t --load-global -R --cell=design --save-design=design_kite
```

- Run the global router, then save the global routing solution :

```
> cgt -v -t -G --save-global --cell=design
```

### Miscellaneous Settings

Parameter Identifier	Type	Default
<b>Verbosity/Log Parameters</b>		
misc.info	TypeBool	<b>False</b>
	Enable display of <i>info</i> level message ( <b>cinfo</b> stream)	
misc.bug	TypeBool	<b>False</b>
	Enable display of <i>bug</i> level message ( <b>cbug</b> stream), messages can be a little scary	
misc.logMode	TypeBool	<b>False</b>
	If enabled, assume that the output device is not a <code>tty</code> and suppress any escaped sequences	
misc.verboseLevel1	TypeBool	<b>True</b>
	First level of verbosity, disable level 2	
misc.verboseLevel2	TypeBool	<b>False</b>
	Second level of verbosity	

... continued on next page

Parameter Identifier	Type	Default
<b>Development/Debug Parameters</b>		
<code>misc.minTraceLevel</code>	TypeInt	<b>0</b>
<code>misc.maxTraceLevel</code>	TypeInt	<b>0</b>
	Display trace information <i>between</i> those two levels ( <b>cdebug</b> stream)	
<code>misc.catchCore</code>	TypeBool	<b>False</b>
	By default, <b>cgt</b> do not dump core. To generate one set this flag to <b>True</b>	




## The Controller

The *Controller* window is composed of seven tabs:

1. [The Look Tab](#) to select the display style.
2. [The Filter Tab](#) the hierarchical levels to be displayed, the look of rubbers and the dimension units.
3. [The Layers&Go Tab](#) to selectively hide/display layers.
4. [The Netlist Tab](#) to browse through the *netlist*. Works in association with the *Selection* tab.
5. [The Selection Tab](#) allow to view all the currently selected elements.
6. [The Inspector Tab](#) browse through either the DataBase, the Cell or the current selection.
7. [The Settings Tab](#) access all the tool's configuration settings.

### The Look Tab

You can select how the layout will be displayed. There is a special one `Printer.Coriolis` specifically designed for [Printing & Snapshots](#). You should select it prior to calling the print or snapshot dialog boxes.



### The Filter Tab

The filter tab let you select what hierarchical levels of your design will be displayed. Hierarchy level are numbered top-down: the level 0 correspond to the top-level cell, the level one to the instances of the top-level Cell and so on.


There are also check boxes to enable/disable the processing of Terminal Cell, Master Cells and Components. The processing of Terminal Cell (hierarchy leaf cells) is disabled by default when you load a hierarchical design and enabled when you load a single Cell.

You can choose what kind of form to give to the rubbers and the type of unit used to display coordinates.

**Note**

*What are Rubbers:* HURRICANE uses *Rubbers* to materialize physical gaps in net topology. That is, if some wires are missing to connect two or more parts of net, a *rubber* will be drawn between them to signal the gap.

For example, after the detailed routing no *rubbers* should remains. They have been made very visibles as big violet lines...


**The Layers&Go Tab**

Control the individual display of all *layers* and *Gos*.

- *Layers* correspond to a true physical layer. From a HURRICANE point of view they are all the *BasicLayers* (could be matched to GDSII).
- *Gos* stands from *Graphical Objects*, they are drawings that have no physical existence but are added by the various tools to display extra information. One good exemple is the density map of the detailed router, to easily locate congested areas.

For each layer/Go there are two check boxes:

- The normal one triggers the display.
- The red-outlined allows objects of that layer to be selectable or not.



### The Netlist Tab

The *Netlist* tab shows the list of nets... By default the tab is not *synced* with the displayed Cell. To see the nets you must check the **Sync Netlist** checkbox. You can narrow the set of displayed nets by using the filter pattern (supports regular expressions).

An very useful feature is to enable the **Sync Selection**, which will automatically select all the components of the selected net(s). You can select multiple nets. In the figure the net `auxsc35` is selected and is highlighted in the *Viewer*.


Controller

Look Filter Layers&Gos **Netlist** Selection Inspector Settings

☒ Sync Netlist ☒ Sync Selection

Net	Plugs
a(0)	2
a(1)	1
a(2)	1
a(3)	1
auxreg1	2
auxreg2	2
auxreg3	3
auxreg4	4
auxsc1	8
auxsc11	2
auxsc16	3
auxsc18	3
auxsc20	4
auxsc21	4
auxsc22	4
auxsc24	3
<b>auxsc35</b>	<b>3</b>
auxsc36	2
auxsc37	2
auxsc38	2
auxsc39	5
auxsc40	2
auxsc41	4
auxsc43	2
auxsc44	2
auxsc45	2

Filter pattern:




### The Selection Tab

The *Selection* tab list all the components currently selecteds. They can be filtered thanks to the filter pattern.

Used in conjunction with the *Netlist* **Sync Selection** you will all see all the components part of *net*.

In this list, you can toggle individually the selection of component by pressing the `±` key. When unselected in this way a component is not removed from the the selection list but instead displayed in red italic. To see where a component is you may make it blink by repeatedly press the `±` key...



## The Inspector Tab

This tab is very useful, but mostly for CORIOLIS developpers. It allows to browse through the live DataBase. The *Inspector* provide three entry points:

- **DataBase:** Starts from the whole HURRICANE DataBase.
- **Cell:** Inspect the currently loaded Cell.
- **Selection:** Inspect the object currently highlighted in the *Selection* tab.

Once an entry point has been activated, you may recursively expore all it's fields using the right/left arrows.





### Note


*Do not put your fingers in the socket:* when inspecting anything, do not modify the DataBase. If any object under inspection is deleted, you will crash the application...



### Note


*Implementation Detail:* the inspector support is done with `Slot`, `Record` and `getString()`.





## The Settings Tab

Here comes the description of the *Settings* tab.



## Python Interface for HURRICANE / CORIOLIS

The (almost) complete interface of HURRICANE is exported as a PYTHON module and some part of the other components of CORIOLIS (each one in a separate module). The interface has been made to mirror as closely as possible the C++ one, so the C++ doxygen documentation could be used to write code with either languages.

### [Summary of the C++ Documentation](#)

A script could be run directly in text mode from the command line or through the graphical interface (see [Python Scripts in Cgt](#)).

Asides for this requirement, the python script can contain anything valid in PYTHON, so don't hesitate to use any package or extention.

Small example of Python/Stratus script:

```
from Hurricane import *
from Stratus import *

def doSomething ():
    # ...
    return

def ScriptMain ( **kw ):
    editor = None
    if kw.has_key('editor') and kw['editor']:
        editor = kw['editor']
        stratus.setEditor( editor )

    doSomething()
    return

if __name__ == "__main__" :
    kw = {}
    success = ScriptMain( **kw )
    shellSuccess = 0
    if not success: shellSuccess = 1

    sys.exit( shellSuccess )
    ScriptMain ()
```

This typical script can be executed in two ways:

1. Run directly as a PYTHON script, thanks to the

```
if __name__ == "__main__" :
```

part (this is standart PYTHON). It is a simple adapter that will calls **ScriptMain()**.

2. Through **cgt**, either in text or graphical mode. In that case, the **ScriptMain()** is directly called trough a sub-interpreter. The arguments of the script are passed through the **\*\*kw** dictionary.

<b>**kw Dictionary</b>	
<b>Parameter Key/Name</b>	<b>Contents type</b>
'cell'	A Hurricane cell on which to work. Depending on the context, it may be <code>None</code> . For example, when run from <b>cgt</b> , it the cell currently loaded in the viewer, if any.

... continued on next page




<b>**kw Dictionnary</b>	
<b>Parameter Key/Name</b>	<b>Contents type</b>
'editor'	The viewer from which the script is run, when lauched through <b>cgt</b> .

## Plugins

Plugins are PYTHON scripts specially crafted to integrate with **cgt**. Their entry point is a **ScriptMain()** method as described in [Python Interface to Coriolis](#). They can be called by user scripts through this method.

## Chip Placement

Automatically perform the placement of a complete chip. This plugin, as well as the other P&R tools expect a specific top-level hierarchy for the design. The top-level hierarchy must contains the instances of all the I/O pads and **exactly one** instance of the chip's core model.



The designer must provide a configuration file that define the rules for the placement of the top-level hierarchy (that is, the pads and the core). This file must be named after the chip's name, by appending `_chip.py` (obviously, it is a PYTHON file). For instance if the chip netlist file is called `amd2901_crl.vst`, then the configuration file must be named `amd2901_crl_chip.vst`.

Example of chip placement configuration file (for AM2901):

```
chip = \
{ 'pads.south'      : [ 'p_a3'      , 'p_a2'      , 'p_a1'      , 'p_r0'
                      , 'p_vddick0', 'p_vssick0', 'p_a0'      , 'p_i6'
                      , 'p_i8'      , 'p_i7'      , 'p_r3'      ]
  , 'pads.east'      : [ 'p_zero'    , 'p_i0'      , 'p_i1'      , 'p_i2'
                      , 'p_vddeck0', 'p_vsseck0', 'p_q3'      , 'p_b0'
                      , 'p_b1'      , 'p_b2'      , 'p_b3'      ]
  , 'pads.north'     : [ 'p_noe'     , 'p_y3'      , 'p_y2'      , 'p_y1'
                      , 'p_y0'      , 'p_vddeck1', 'p_vsseck1', 'p_np'
                      , 'p_ovr'     , 'p_cout'     , 'p_ng'      ]
  , 'pads.west'      : [ 'p_cin'     , 'p_i4'      , 'p_i5'      , 'p_i3'
                      , 'p_ck'      , 'p_d0'      , 'p_d1'      , 'p_d2'
                      , 'p_d3'      , 'p_q0'      , 'p_f3'      ]
  , 'core.size'      : ( 1500, 1500 )
  , 'chip.size'      : ( 3000, 3000 )
  , 'chip.clockTree' : True
}
```

The file must contain *one dictionary* named `chip`.

Chip Dictionnary	
Parameter Key/Name	Value/Contents type
'pad.south'	Ordered list (left to right) of pad instances names to put on the south side of the chip
'pad.east'	Ordered list (down to up) of pad instances names to put on the east side of the chip
'pad.north'	Ordered list (left to right) of pad instances names to put on the north side of the chip
'pad.west'	Ordered list (down to up) of pad instances names to put on the west side of the chip
'core.size'	The size of the core (to be used by the placer)
'chip.size'	The size of the whole chip. The sides must be great enough to accomodate all the pads
'chip.clockTree'	Whether to generate a clock tree or not. This calls the Clock-Tree plugin

Configuration parameters, defaults are defined in `etc/coriolis2/<STECHNO>/plugins.conf`.

Parameter Identifier	Type	Default
<b>Chip Plugin Parameters</b>		
chip.block.rails.count	TypeInt	<b>5</b>
	The minimum number of rails around the core block. Must be odd and supérieur to 5. One rail for the clock and at least two pairs of power/grounds	
chip.block.rails.hWidth	TypeInt	<b>12</b>
	The horizontal with of the rails	
chip.block.rails.vWidth	TypeInt	<b>12</b>
	The vertical with of the rails	
chip.block.rails.hSpacing	TypeInt	<b>6</b>
	The spacing, <i>edge to edge</i> of two adjacent horizontal rails	
chip.block.rails.vSpacing	TypeInt	<b>6</b>
	The spacing, <i>edge to edge</i> of two adjacent vertical rails	
chip.pad.pck	TypeString	<b>pck_px</b>
	The model name of the pad connected to the chip external clock	
chip.pad.pvddeck	TypeString	<b>pvddeck_px</b>
	The model name of the pad connected to the <code>vdde</code> (external power) and suppling it to the core	
chip.pad.pvsseck	TypeString	<b>pvsseck_px</b>
	The model name of the pad connected to the <code>vsse</code> (external ground) and suppling it to the core	
chip.pad.pvddick	TypeString	<b>pvddick_px</b>
	The model name of the pad connected to the <code>vddi</code> (internal power) and suppling it to the core	
chip.pad.pvssick	TypeString	<b>pvssick_px</b>
	The model name of the pad connected to the <code>vssi</code> (internal ground) and suppling it to the core	

**Note**

If no clock tree is generated, then the clock rail is *not* created. So even if the requested number of rails `chip.block.rails.count` is, say 5, only four rails ( $2 \times \text{power}$ ,  $2 \times \text{ground}$ ) will be generated.

**Clock Tree**

Insert a clock tree into a block. The clock tree uses the H strategy. The clock net is splitted into sub-nets, one for each branch of the tree.

- On **chips** design, the sub-nets are created in the model of the core block (then trans-hierarchically flattened to be shown at chip level).
- On **blocks**, the sub nets are created directly in the top block.
- The sub-nets are named according to a simple geometrical scheme. A common prefix `ck_htree`, then one postfix by level telling on which quarter of plane the sub-clock is located:
  1. `_bl`: bottom left plane quarter.
  2. `_br`: bottom right plane quarter.
  3. `_tl`: top left plane quarter.
  4. `_tr`: top right plane quarter.

We can have `ck_htree_bl`, `ck_htree_bl_bl`, `ck_htree_bl_tl` and so on.

The clock tree plugin works in four steps:

1. Build the clock tree: creates the top-block abutment box, compute the levels of H tree neededs and place the clock buffers.
2. Once the clock buffers are placed, calls the placer (ETESIAN) to place the ordinary standart cells, whitout disturbing clock H-tree buffers.
3. At this point we know the exact positions of all the DFFs, so we can connect them to the nearest H-tree leaf clock signal.
4. Leaf clock signals that are not connecteds to any DFFs are removed.

Netlist reorganisation:

- Obviously the top block or chip core model netlist is modiflicated to contains all the clock sub-nets. The interface is *not* changed.
- If the top block contains instances of other models *and* those models contains DFFs that get re-connecteds to the clock sub-nets (from the top level). Change both the model netlist and interface to propagate the relevant clock sub-nets to the instanciaded model. The new model with the added clock signal is renamed with a `_clocked` suffix. For example, the sub-block model `ram.vst` will become `ram_clocked.vst`.

**Note**

If you are to re-run the clock tree plugin on a netlist, be careful to erase any previously generated `_clocked` file (both netlist and layout: `rm *.clocked.{ap,vst}`). And restart **cgt** to clear it's memory cache.

Configuration parameters, defaults are defined in `etc/coriolis2/<STECHNO>/plugins.conf`.

Parameter Identifier	Type	Default
<b>ClockTree Plugin Parameters</b>		
<code>clockTree.minimumSide</code>	TypeInt	<b>300</b>
	The minimum size below which the clock tree will stop to perform quadri-partitions	
<code>clockTree.buffer</code>	TypeString	<b>buf_x2</b>
	The buffer model to use to drive sub-nets	
<code>clockTree.placerEngine</code>	TypeString	<b>Etesian</b>
	The placer to use. Other value is <code>Mauka</code> the simulated annealing placer which will go into retirement very soon	

### Recursive-Save (RSave)

Perform a recursive top down save of all the models from the top cell loaded in **cgt**. Force a write of any non-terminal model. This plugin is used by the clock tree plugin after the netlist clock sub-nets creation.

### A Simple Example: AM2901

To illustrate the capabilities of CORIOLIS tools and PYTHON scripting, a small example, derived from the ALLIANCE **AM2901** is supplied.

This example contains only the synthesized netlists and the **doChip.py** script which perform the whole P&R of the design.

You can generate the chip using one of the following method:

1. **Command line mode:** directly run the script:

```
dummy@lepka:AM2901$ ./doChip -V --cell=amd2901
```

2. **Graphic mode:** launch **cgt**, load chip netlist `amd2901` (the top cell) then run the PYTHON script **doChip.py**.



#### Note

Between two consecutive run, be sure to erase the netlist/layout generated files:  
[dummy@lepka:AM2901\\$ rm \\*\\_clocked \\*.vst \\*.ap](#)