Z.H.C.E.T., Aligarh Muslim University – Aligarh

Network & Embedded Systems Lab

(COC 4950)

REPORT

Objective: Design and simulate a 4-bit Ripple Adder using ModelSim.

Submitted by: Ravi Sahni

Faculty No.: 17 COB 085

Enrolment No.: GJ 7718

Simulation Environment: ModelSim PE Student Edition 10.4a


VHDL Code:

```
C:/Modeltech_pe_edu_10.4a/examples/4bit-rippleadder.vhd (/ripple4/FA1)
File Edit View Tools Bookmarks Window Help
C:/Modeltech_pe_edu_10.4a/examples/4bit-rippleadder.vhd (/ripple4/FA1) - Default =
                                               X∢≯X 🖹 🕺
 B + ≠ B 🐃 ∰ | X 🐿 🕮 🕰 L 🔾 - 🖊 🖺 🖺 |
      3 → 4 Drivers (same line)
      □ --Name: Ravi Sahni
        --Facity No.: 17 COB 085
   2
        --Enrol. No.: GJ 7718
        library IEEE;
   5
   6
        use IEEE.STD LOGIC 1164.all;
      mentity ripple4 is
      □ Port ( A : in STD LOGIC VECTOR (3 downto 0);
        B : in STD LOGIC VECTOR (3 downto 0);
  10
        Cin : in STD LOGIC;
  11
  12
        S : out STD LOGIC VECTOR (3 downto 0);
       - Cout : out STD LOGIC);
  13
        end ripple4;
  14
  15
      marchitecture Basic of ripple4 is
  16
      component FA
  17
  18
      □ Port ( A : in STD LOGIC;
        B : in STD LOGIC;
  19
        Cin : in STD LOGIC;
  20
        S : out STD LOGIC;
  21
       - Cout : out STD LOGIC);
  23
        end component;
```


VHDL Code: (contd.)

```
signal cl,c2,c3: STD LOGIC;
25 1
26
27
      begin
28
      FA1: FA port map ( A(0), B(0), Cin, S(0), cl);
29
      FA2: FA port map( A(1), B(1), c1, S(1), c2);
30
      FA3: FA port map( A(2), B(2), c2, S(2), c3);
      FA4: FA port map( A(3), B(3), c3, S(3), Cout);
31
32
33
      end Basic;
34
35
     --writing entity & architecture for FA component
36
     library IEEE;
      use IEEE.STD LOGIC 1164.all;
37
38
    E entity FA is
39
40 Port (A: in STD LOGIC;
     B : in STD LOGIC;
41
     Cin : in STD LOGIC;
42
43
     S : out STD LOGIC;
     - Cout : out STD LOGIC);
44
45
      end FA;
46
47
     architecture Basic of FA is
48 E begin
      S <= A XOR B XOR Cin;
49
50
      Cout <= (A AND B) OR (Cin AND (A OR B));
     end Basic:
51
52
```

Waveform #1:



Waveform #2:



Waveform #3:

