Z.H.C.E.T., Aligarh Muslim University – Aligarh

Network & Embedded Systems Lab

(COC 4950)

REPORT

Objective: Design and simulate a 5-bit Odd-Down Counter.

Submitted by: Ravi Sahni

Faculty No.: 17 COB 085


Enrolment No.: GJ 7718

Simulation Environment: ModelSim PE Student Edition 10.4a

VHDL Code:

```
C:\Modeltech pe edu 10.4a\examples\oddcounter.vhd
<u>File Edit View Tools Bookmarks Window H</u>elp
C:\Modeltech_pe_edu_10.4a\examples\oddcounter.vhd - Default *
                            □--Name: Ravi Sahni
      --Faculty No.: 17 COB 085
      --Enrol. No.: GJ 7718
      --Assignment: Design and simulate a 5-bit Odd-Down Counter
   5
   6 library ieee;
  7 use ieee.std logic 1164.all;
      use ieee.std logic unsigned.all;
   9
    pentity oddcounter is
  10
  11
      port
  12
             C, CLR : in std logic;
     Þ (
               Q : out std logic vector(4 downto 0)
  13
  14
  15
      end oddcounter;
  16
     parchitecture bhy of oddcounter is
  17
  18
               signal tmp: std logic vector(4 downto 0);
  19
               begin
  20
                       process (C, CLR)
  21
                                begin
  22
                                if (CLR='1') then
  23
                                        tmp <= "111111";
  24
                                elsif (C'event and C='1') then
  25
                                        tmp \le tmp - 2;
  26
                                end if;
  27
                       end process;
  28
             Q \le tmp;
     lend bhv;
                                                                                                               Ln: 30 Col: 0
```

Waveform #1:



۷i	ideo Clip:
<u>nt</u>	tps://drive.google.com/file/d/1lyfYRsUwWrXOJsMSFaccpQLc7lz6qf25/view?usp=sharing