

Z.H.C.E.T., Aligarh Muslim University – Aligarh

Network & Embedded Systems Lab

(COC **4950**)

REPORT

Objective: Design and simulate a 6-bit Carry Select Adder using ModelSim.


Submitted by: **Ravi Sahni**

Faculty No.: **17 COB 085**

Enrolment No.: **GJ 7718**

Simulation Environment: ModelSim PE Student Edition 10.4a

VHDL Code:




The screenshot shows the ModelSim PE Student Edition 10.4a interface. The title bar indicates the file path: C:\Modeltech_pe_edu_10.4a\examples\6bitCSA.vhd. The menu bar includes File, Edit, View, Tools, Bookmarks, Window, and Help. The toolbar contains various icons for file operations, simulation, and debugging. The main text area displays the VHDL code for a 6-bit Carry Select Adder. The code includes comments about the author (Ravi Sahni), faculty number (17 COB 085), enrollment number (GJ 7718), and assignment (Design and simulate a 6-bit Carry Select Adder). It defines two entities: 'FA' (Full Adder) and 'mux2_1' (2x1 MUX). The 'FA' entity has inputs A, B, and Cin, and outputs S and Cout. The 'mux2_1' entity has inputs A and B, a select input Sel, and output Z. The code uses the IEEE.STD_LOGIC_1164.all library.

```
Ln# 1  --Name: Ravi Sahni
2  --Faculty No.: 17 COB 085
3  --Enrol. No.: GJ 7718
4  --Assignment: Design and simulate a 6-bit Carry Select Adder.
5
6  --Full Adder
7  library IEEE;
8  use IEEE.STD_LOGIC_1164.all;
9
10 entity FA is
11 port ( A : in STD_LOGIC;
12       B : in STD_LOGIC;
13       Cin : in STD_LOGIC;
14       S : out STD_LOGIC;
15       Cout : out STD_LOGIC);
16 end FA;
17
18 architecture Basic of FA is
19 begin
20   S <= A XOR B XOR Cin;
21   Cout <= (A AND B) OR (Cin AND (A OR B));
22 end Basic;
23
24 --2x1 MUX
25 library IEEE;
26 use IEEE.STD_LOGIC_1164.all;
27
28 entity mux2_1 is
29 port(
30   A,B : in STD_LOGIC;
31   Sel: in STD_LOGIC;
32   Z: out STD_LOGIC);
33 end mux2_1;
34
```

Ln: 49 Col: 28

VHDL Code: (contd.)




```
C:\Modeltech_pe_edu_10.4a\examples\6bitCSA.vhd
File Edit View Tools Bookmarks Window Help
C:\Modeltech_pe_edu_10.4a\examples\6bitCSA.vhd - Default

Ln#
35 architecture bhv of mux2_1 is
36 begin
37 process (A,B,Sel)
38 begin
39 if Sel = '0' then
40 Z <= A;
41 else
42 Z <= B;
43 end if;
44 end process;
45 end bhv;
46
47 --6 Bit Carry Select Adder
48 library IEEE;
49 use IEEE.STD_LOGIC_1164.ALL;
50
51 entity CSA is
52 Port ( X : in STD_LOGIC_VECTOR (5 downto 0);
53       Y : in STD_LOGIC_VECTOR (5 downto 0);
54       CARRY_IN : in STD_LOGIC;
55       SUM : out STD_LOGIC_VECTOR (5 downto 0);
56       CARRY_OUT : out STD_LOGIC);
57 end CSA;
58
59 architecture Behavioral of CSA is
60
61 component FA
62 Port ( A, B, Cin : in STD_LOGIC;
63       S, Cout : out STD_LOGIC);
64 end component;
65
66 component mux2_1
67 port( A, B, Sel : in STD_LOGIC;
68      Z : out STD_LOGIC);
```


Ln: 34 Col: 1

VHDL Code: (contd.)



```
C:\Modeltech_pe_edu_10.4a\examples\6bitCSA.vhd
File Edit View Tools Bookmarks Window Help
C:\Modeltech_pe_edu_10.4a\examples\6bitCSA.vhd - Default
Ln#
66 component mux2_1
67 port( A, B, Sel : in STD_LOGIC;
68 Z: out STD_LOGIC);
69 end component;
70
71 signal A,B,C0,C1: STD_LOGIC_VECTOR (5 DOWNTO 0);
72 begin
73
74 FA1: FA PORT MAP(X(0),Y(0),'0',A(0),C0(0));
75 FA2: FA PORT MAP(X(1),Y(1),C0(0),A(1),C0(1));
76 FA3: FA PORT MAP(X(2),Y(2),C0(1),A(2),C0(2));
77 FA4: FA PORT MAP(X(3),Y(3),C0(2),A(3),C0(3));
78 FA5: FA PORT MAP(X(4),Y(4),C0(3),A(4),C0(4));
79 FA6: FA PORT MAP(X(5),Y(5),C0(4),A(5),C0(5));
80
81 FA7: FA PORT MAP(X(0),Y(0),'1',B(0),C1(0));
82 FA8: FA PORT MAP(X(1),Y(1),C1(0),B(1),C1(1));
83 FA9: FA PORT MAP(X(2),Y(2),C1(1),B(2),C1(2));
84 FA10: FA PORT MAP(X(3),Y(3),C1(2),B(3),C1(3));
85 FA11: FA PORT MAP(X(4),Y(4),C1(3),B(4),C1(4));
86 FA12: FA PORT MAP(X(5),Y(5),C1(4),B(5),C1(5));
87
88 MUX1: mux2_1 PORT MAP(A(0),B(0),CARRY_IN,SUM(0));
89 MUX2: mux2_1 PORT MAP(A(1),B(1),CARRY_IN,SUM(1));
90 MUX3: mux2_1 PORT MAP(A(2),B(2),CARRY_IN,SUM(2));
91 MUX4: mux2_1 PORT MAP(A(3),B(3),CARRY_IN,SUM(3));
92 MUX5: mux2_1 PORT MAP(A(4),B(4),CARRY_IN,SUM(4));
93 MUX6: mux2_1 PORT MAP(A(5),B(5),CARRY_IN,SUM(5));
94
95 MUX7: mux2_1 PORT MAP(C0(5),C1(5),CARRY_IN,CARRY_OUT);
96
97 end Behavioral;
98
Ln: 34 Col: 1
```

Waveform #1:



Waveform #2:

