Z.H.C.E.T., Aligarh Muslim University – Aligarh

# Network & Embedded Systems Lab

(COC **4950**)

# REPORT

**Objective:** Design and simulate a 6-bit Carry Select Adder using ModelSim.

Submitted by: Ravi Sahni

Faculty No.: 17 COB 085

Enrolment No.: GJ 7718

# Simulation Environment: ModelSim PE Student Edition 10.4a

### **VHDL Code:**

```
C:\Modeltech_pe_edu_10.4a\examples\6bitCSA.vhd
                                                                                                                                           <u>File Edit View Tools Bookmarks Window Help</u>
... C:\Modeltech_pe_edu_10.4a\examples\6bitCSA.vhd - Default =
                                 Y wow □
  1 □ --Name: Ravi Sahni
       --Faculty No.: 17 COB 085
       --Enrol. No.: GJ 7718
      --Assignment: Design and simulate a 6-bit Carry Select Adder.
   6
      --Full Adder
      library IEEE;
       use IEEE.STD LOGIC 1164.all;
  9
 10 pentity FA is
 11 prort (A: in STD LOGIC;
      B : in STD LOGIC;
 13
      Cin : in STD LOGIC;
      S : out STD LOGIC;
      -Cout : out STD LOGIC);
 16
      end FA;
 17
 18
      architecture Basic of FA is
 19 □ begin
      S <= A XOR B XOR Cin;
 21
      Cout <= (A AND B) OR (Cin AND (A OR B));
 22
      end Basic;
 23
 24
      --2x1 MUX
      library IEEE;
 26
       use IEEE.STD LOGIC 1164.all;
 27
 28 □ entity mux2 1 is
 29 port (
      A,B : in STD LOGIC;
      Sel: in STD LOGIC;
 32
      -Z: out STD LOGIC);
 33
       end mux2 1;
                                                                                                                                     Ln: 49 Col: 28
```


## VHDL Code: (contd.)

```
C:\Modeltech_pe_edu_10.4a\examples\6bitCSA.vhd
<u>File Edit View Tools Bookmarks Window Help</u>
C:\Modeltech_pe_edu_10.4a\examples\6bitCSA.vhd - Default =
                                  🖺 • 🚅 🚇 🦈 ቆ | X 🗣 🖺 笁 | 🔘 • 🚜 🖭
                                                                                                                                              Y Now →
     architecture bhv of mux2 1 is
 35
 36 ⊨begin
 37 process (A, B, Sel)
 38 begin
 39 | | if Sel = '0' then
 40 + Z <= A;
 41 delse
      Z <= B;
      end if;
      -end process;
 45
      end bhv;
 46
 47 -- 6 Bit Carry Select Adder
      library IEEE;
 49
      use IEEE.STD_LOGIC_1164.ALL;
 50
 51 □ entity CSA is
 52 Port (X: in STD LOGIC VECTOR (5 downto 0);
 53 Y: in STD LOGIC VECTOR (5 downto 0);
      CARRY IN : in STD LOGIC;
      SUM : out STD LOGIC VECTOR (5 downto 0);
      - CARRY OUT : out STD LOGIC);
 57
      end CSA;
 58
 59 Barchitecture Behavioral of CSA is
 60
 61 | component FA
 62 port (A, B, Cin: in STD LOGIC;
 63 | S, Cout : out STD LOGIC);
 64
      end component;
 65
 66 pcomponent mux2 1
 67 port(A, B, Sel : in STD LOGIC;
 68 - Z. Out STD LOGIC) .
                                                                                                                                        Ln: 34 Col: 1
```

## VHDL Code: (contd.)

```
C:\Modeltech_pe_edu_10.4a\examples\6bitCSA.vhd
                                                                                                                                                 <u>File Edit View Tools Bookmarks Window Help</u>
C:\Modeltech_pe_edu_10.4a\examples\6bitCSA.vhd - Default =
                                   Vow → Now → Y
 66 dicomponent mux2 1
     port( A, B, Sel : in STD LOGIC;
      Z: out STD LOGIC);
 69
       end component;
 70
 71
       signal A,B,C0,C1: STD LOGIC VECTOR (5 DOWNTO 0);
 72
       begin
 73
 74
       FA1: FA PORT MAP(X(0),Y(0),'0',A(0),C0(0));
 75
       FA2: FA PORT MAP(X(1),Y(1),C0(0),A(1),C0(1));
 76
       FA3: FA PORT MAP(X(2),Y(2),C0(1),A(2),C0(2));
 77
       FA4: FA PORT MAP(X(3),Y(3),C0(2),A(3),C0(3));
 78
       FA5: FA PORT MAP(X(4),Y(4),C0(3),A(4),C0(4));
 79
       FA6: FA PORT MAP(X(5),Y(5),C0(4),A(5),C0(5));
 80
 81
       FA7: FA PORT MAP(X(0),Y(0),'1',B(0),C1(0));
 82
       FA8: FA PORT MAP(X(1),Y(1),C1(0),B(1),C1(1));
 83
       FA9: FA PORT MAP(X(2),Y(2),C1(1),B(2),C1(2));
 84
       FA10: FA PORT MAP(X(3),Y(3),C1(2),B(3),C1(3));
 85
       FA11: FA PORT MAP(X(4),Y(4),C1(3),B(4),C1(4));
 86
       FA12: FA PORT MAP(X(5),Y(5),C1(4),B(5),C1(5));
 87
 88
       MUX1: mux2 1 PORT MAP(A(0),B(0),CARRY IN,SUM(0));
 89
       MUX2: mux2 1 PORT MAP(A(1), B(1), CARRY IN, SUM(1));
       MUX3: mux2 1 PORT MAP(A(2),B(2),CARRY IN,SUM(2));
 91
       MUX4: mux2 1 PORT MAP(A(3),B(3),CARRY IN,SUM(3));
 92
       MUX5: mux2 1 PORT MAP(A(4),B(4),CARRY IN,SUM(4));
 93
       MUX6: mux2 1 PORT MAP(A(5),B(5),CARRY IN,SUM(5));
 94
 95
       MUX7: mux2 1 PORT MAP(C0(5),C1(5),CARRY IN,CARRY OUT);
 96
 97
      end Behavioral;
                                                                                                                                          Ln: 34 Col: 1
```

#### Waveform #1:



#### Waveform #2:

