Z.H.C.E.T., Aligarh Muslim University – Aligarh

Network & Embedded Systems Lab

(COC 4950)

REPORT

Objective: Design and simulate a 4 to 1 multiplexer using ModelSim.

Submitted by: Ravi Sahni

Faculty No.: 17 COB 085


Enrolment No.: GJ 7718

Simulation Environment: ModelSim PE Student Edition 10.4a


VHDL Code:

```
C:/Modeltech_pe_edu_10.4a/examples/4x1mux.vhd (/mux4)
File Edit View Tools Bookmarks Window Help
C:/Modeltech_pe_edu_10.4a/examples/4x1mux.vhd (/mux4) - Default * ==
                                              🌢 🕮 🛗 🌠
 Ln#
 1 ⊟ --Name: Ravi Sahni
       --Facity No.: 17 COB 085
       --Enrol. No.: GJ 7718
       library IEEE;
       use IEEE.STD_LOGIC_1164.all;
     entity mux4 is
     D port (
 10 🐴
             A,B,C,D: in STD LOGIC;
             X,Y: in STD LOGIC;
 11
 12 🛧
            Z: out STD LOGIC
 13
      H);
       end mux4;
 14
 15
 16
    architecture Basic of mux4 is
 17 🗦 begin
 18 🐴
               Z <= (NOT X AND NOT Y AND A) OR (NOT X AND Y AND B) OR (X AND NOT Y AND C) OR (X AND Y AND D);
      end architecture basic;
 19
 20
```


Waveform #1:



Waveform #2:



Waveform #3:



Waveform #4:

