Z.H.C.E.T., Aligarh Muslim University – Aligarh

# Network & Embedded Systems Lab

(COC **4950**)

# REPORT

**Objective:** Design and simulate a 9-bit Comparator using a 6-bit and a 3-bit

comparator in ModelSim.

Submitted by: Ravi Sahni

Faculty No.: 17 COB 085

Enrolment No.: GJ 7718

#### Simulation Environment: ModelSim PE Student Edition 10.4a

#### **VHDL Code:**

```
C:/Modeltech_pe_edu_10.4a/examples/9bitcomp.vhd (/bit9_comp)
<u>File Edit View Tools Bookmarks Window Help</u>
 C:/Modeltech_pe_edu_10.4a/examples/9bitcomp.vhd (/bit9_comp) - Default :
                                                                                        B • ≥ B • B • B • C • C • A B • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C • C
                                                                                                                                                                                                                                                                   7€ • 1791 ns →
          □ --Name: Ravi Sahni
            --Faculty No.: 17 COB 085
            --Enrol. No.: GJ 7718
             -- Assignment: 9 bit Comparator using 6 bit & 3 bit Comparators.
            --6 bit Comparator
            library IEEE;
            use IEEE.STD LOGIC 1164.ALL;
   10 pentity bit6 comp is
   12
                           b5,b4,b3,b2,b1,b0: in STD LOGIC;
   13
                           g,l,e : out STD LOGIC);
   14
           end bit6 comp;
   15
   16
           architecture Behavioral of bit6 comp is
   17 🗆 begin
   18
   19
            q \le (a5 \text{ and } (not b5))
            or ((a5 xnor b5) and (a4 and (not b4)))
             or ((a5 xnor b5) and (a4 xnor b4) and (a3 and (not b3)))
             or ((a5 xnor b5) and (a4 xnor b4) and (a3 xnor b3) and (a2 and (not b2)))
             or ((a5 xnor b5) and (a4 xnor b4) and (a3 xnor b3) and (a2 xnor b2) and (a1 and (not b1)))
   24
             or ((a5 xnor b5) and (a4 xnor b4) and (a3 xnor b3) and (a2 xnor b2) and (a1 xnor b1) and (a0 and (not b0)));
   25
   26
            1<= (b5 and (not a5))
   27
             or ((a5 xnor b5) and (b4 and (not a4)))
   28
             or ((a5 xnor b5) and (a4 xnor b4) and (b3 and (not a3)))
             or ((a5 xnor b5) and (a4 xnor b4) and (a3 xnor b3) and (b2 and (not a2)))
             or ((a5 xnor b5) and (a4 xnor b4) and (a3 xnor b3) and (a2 xnor b2) and (b1 and (not a1)))
   31
             or ((a5 xnor b5) and (a4 xnor b4) and (a3 xnor b3) and (a2 xnor b2) and (a1 xnor b1) and (b0 and (not a0)));
   32
   33
             e<= ((a5 xnor b5) and (a4 xnor b4) and (a3 xnor b3) and (a2 xnor b2) and (a1 xnor b1) and (a0 xnor b0));
   34
   35
           end Behavioral;
          L--3 bit Comparator
                                                                                                                                                                                                                                                             Ln: 5 Col: 0
```


### VHDL Code: (contd.)

```
C:/Modeltech_pe_edu_10.4a/examples/9bitcomp.vhd (/bit9_comp)
<u>File Edit View Tools Bookmarks Window Help</u>
C:/Modeltech_pe_edu_10.4a/examples/9bitcomp.vhd (/bit9_comp) - Default
                                   B - 🚅 🗑 🦈 ቆ | ¼ 🗣 🕮 ♡ ♀ 🖊 🐉 :
                                                                                                                                              년 • 1791 ns 한
     L--3 bit Comparator
      library IEEE;
       use IEEE.STD LOGIC 1164.ALL;
 40
 41 Elentity bit3 comp is
 42 Port ( a2,a1,a0: in STD LOGIC;
              b2,b1,b0: in STD LOGIC;
 43
 44
              q,l,e : out STD LOGIC);
 45
      end bit3 comp;
 46
 47
      architecture Behavioral of bit3 comp is
 48 □ begin
 49
       q<= (a2 and (not b2))</pre>
 51
       or ((a2 xnor b2) and (a1 and (not b1)))
       or ((a2 xnor b2) and (a1 xnor b1) and (a0 and (not b0)));
 53
 54
      1<= (b2 and (not a2))
       or ((a2 xnor b2) and (b1 and (not a1)))
 56
       or ((a2 xnor b2) and (a1 xnor b1) and (b0 and (not a0)));
 57
 58
       e<= ((a2 xnor b2) and (a1 xnor b1) and (a0 xnor b0));
 59
      end Behavioral;
 61 🛮 -----
 62
       -- 9 bit comparator using 6 bit & 3 bit comparators
 63
 64 library IEEE;
 65
    use IEEE.STD LOGIC 1164.ALL;
 66
 67 pentity bit9 comp is
 68 Port (A: in STD LOGIC VECTOR (8 downto 0);
      B : in STD LOGIC VECTOR (8 downto 0);
      -G, L, E : out STD LOGIC);
 71
     end bit9 comp;
 73 Farchitecture Behavioral of bit9 comp is
                                                                                                                                           Ln: 5 Col: 0
```

## VHDL Code: (contd.)

```
C:/Modeltech_pe_edu_10.4a/examples/9bitcomp.vhd (/bit9_comp)
                                                                                                                                                  ◻
<u>File Edit View Tools Bookmarks Window Help</u>
. C:/Modeltech_pe_edu_10.4a/examples/9bitcomp.vhd (/bit9_comp) - Default
                                   년 • 1791 ns 카
 62
       --9 bit comparator using 6 bit & 3 bit comparators
 63
 64
       library IEEE;
 65
       use IEEE.STD LOGIC 1164.ALL;
 66
 67 Elentity bit9 comp is
 68 Port (A: in STD LOGIC VECTOR (8 downto 0);
      B : in STD LOGIC VECTOR (8 downto 0);
      -G, L, E : out STD LOGIC);
 70
 71
      end bit9_comp;
 72
 73
     Farchitecture Behavioral of bit9 comp is
 74
 75 component bit6 comp
 76
     ₱ Port ( a5,a4,a3,a2,a1,a0: in STD LOGIC;
 77
               b5,b4,b3,b2,b1,b0: in STD LOGIC;
 78
               g,l,e : out STD LOGIC);
 79
       end component;
 80
 81
     component bit3 comp
     □ Port ( a2,a1,a0: in STD LOGIC;
 83
               b2,b1,b0: in STD LOGIC;
 84
               g,l,e : out STD LOGIC);
 85
       end component;
 86
 87
       signal G6, L6, E6, G3, L3, E3: STD LOGIC;
 88
 89
       begin
 90
       B5C: bit6 comp port map(A(8), A(7), A(6), A(5), A(4), A(3), B(8), B(7), B(6), B(5), B(4), B(3), G6, L6, E6);
 91
       B4C: bit3 comp port map(A(2), A(1), A(0), B(2), B(1), B(0), G3, L3, E3);
 92
       G <= (G3 or (E3 and G6));
 93
       E \le (E3 \text{ and } E6);
 94
 95
       L <= (L3 or (E3 and L6));
 96
      end Behavioral;
                                                                                                                                           Ln: 5 Col: 0
```

## Waveform #1: 111111111 = 111111111



## Waveform #2: 101010101 > 010101010

