Z.H.C.E.T., Aligarh Muslim University – Aligarh

Network & Embedded Systems Lab

(COC **4950**)

REPORT

Objective: Design and Simulate 5 Bit Carry Look-Ahead Adder using ModelSim.

Submitted by: Ravi Sahni

Faculty No.: 17 COB 085

Enrolment No.: GJ 7718

Simulation Environment: ModelSim PE Student Edition 10.4a


VHDL Code:

```
C:/Modeltech_pe_edu_10.4a/examples/5bitCLAadder.vhd (/cla/PFA1)
                                                                                                                        <u>File Edit View Tools Bookmarks Window Help</u>
___ C:/Modeltech_pe_edu_10.4a/examples/5bitCLAadder.vhd (/da/PFA1) - Default
                                   Ln# 3← 5 Drivers (same line) 4 >
                                                                                                                     7 • 220 ns → F
  1 □ --Name: Ravi Sahni
      --Faclty No.: 17 COB 085
       --Enrol. No.: GJ 7718
   4
   5
      library IEEE;
      use IEEE.STD LOGIC 1164.ALL;
   8 pentity Partial FA is
   9 port (A, B, Cin: in STD LOGIC;
  10 -S, P, G : out STD LOGIC);
  11
      end Partial FA;
  12
  13
      architecture Behavioral of Partial FA is
 14 □ begin
  15
      S <= A xor B xor Cin;
  16 | P <= A xor B;
       G \ll A and B;
  18
  19
      end Behavioral;
  20
  21
  22
  23
       library IEEE;
  24
       use IEEE.STD LOGIC 1164.ALL;
  25
  26 pentity CLA is
  27 | Port ( A : in STD LOGIC VECTOR (4 downto 0);
      B : in STD LOGIC VECTOR (4 downto 0);
      Cin : in STD LOGIC;
      S : out STD LOGIC VECTOR (4 downto 0);
  30
  31 | Cout : out STD LOGIC);
                                                                                                                 Ln: 4 Col: 0
```


VHDL Code: (contd.)

```
C:/Modeltech_pe_edu_10.4a/examples/5bitCLAadder.vhd (/cla/PFA1)
File Edit View Tools Bookmarks Window Help
C:/Modeltech_pe_edu_10.4a/examples/5bitCLAadder.vhd (/da/PFA1) - Default
                                   3 → 5 Drivers (same line)
                                                                                                                      1 • 220 ns → •
      S : out STD LOGIC VECTOR (4 downto 0);
  31
      -Cout : out STD LOGIC);
  32
      end CLA;
  33
  34 Barchitecture Behavioral of CLA is
  35
  36 component Partial FA
  37 port (A, B, Cin: in STD LOGIC;
      S, P, G : out STD LOGIC);
  39
      end component;
  40
 41
       signal c1,c2,c3,c4: STD LOGIC;
  42
       signal P,G: STD LOGIC VECTOR(4 downto 0);
  43
       begin
 44
  45
       PFA1: Partial FA port map( A(0), B(0), Cin, S(0), P(0), G(0));
 46
       PFA2: Partial FA port map( A(1), B(1), c1, S(1), P(1), G(1));
  47
       PFA3: Partial FA port map(A(2), B(2), c2, S(2), P(2), G(2));
  48
       PFA4: Partial FA port map(A(3), B(3), c3, S(3), P(3), G(3));
 49
       PFA5: Partial FA port map(A(4), B(4), C4, S(4), P(4), G(4));
  50
  51
       c1 \leftarrow G(0) OR (P(0) AND Cin);
  52
       c2 \leftarrow G(1) OR (P(1) AND G(0)) OR (P(1) AND P(0) AND Cin);
  53
       c3 \le G(2) OR (P(2) AND G(1)) OR (P(2) AND P(1) AND G(0)) OR (P(2) AND P(1) AND P(0) AND G(0);
  54
       c4 \le G(3) OR (P(3) AND G(2)) OR (P(3) AND P(2) AND G(1))
 55
               OR (P(3) AND P(2) AND P(1) AND G(0)) OR (P(3) AND P(2) AND P(1) AND P(0) AND Cin);
 56
       Cout \le G(4) OR (P(4) AND G(3)) OR (P(4) AND P(3) AND G(2)) OR (P(4) AND P(3) AND P(2) AND G(1))
 57
               OR (P(4) AND P(3) AND P(2) AND P(1) AND G(0)) OR (P(4) AND P(3) AND P(2) AND P(1) AND P(0) AND Cin);
 58
 59
       end Behavioral:
 60
                                                                                                                  Ln: 4 Col: 0
```

Waveform #1:



Waveform #2:



Waveform #3:

