Z.H.C.E.T., Aligarh Muslim University – Aligarh

Network & Embedded Systems Lab

(COC 4950)

REPORT

Objective: Design and simulate a 5-bit Majority Circuit.

Submitted by: Ravi Sahni

Faculty No.: 17 COB 085


Enrolment No.: GJ 7718

Simulation Environment: ModelSim PE Student Edition 10.4a

VHDL Code:

```
C:\Modeltech pe edu 10.4a\examples\5bitmajoritychecker.vhd
                                                                                                                       <u>File Edit View Tools Bookmarks Window Help</u>
C:\Modeltech_pe_edu_10.4a\examples\5bitmajoritychecker.vhd - Default * :
                            Y ■ Now →
  1 □ --Name: Ravi Sahni
      --Faculty No.: 17 COB 085
      --Enrol. No.: GJ 7718
   4
      --Assignment: Design and simulate a 5-bit Majority Circuit.
   5
   6 LIBRARY ieee;
   7 USE ieee.std logic 1164.ALL;
   8
   9 PENTITY bit5 Majority IS
  10 | PORT (
  11
      a, b, c, d, e : IN STD LOGIC;
      res : OUT STD LOGIC);
  12
      END bit5 Majority;
  13
  14
  15
      ARCHITECTURE basic OF bit5 Majority IS
  16 ₽BEGIN
     bres <= ((a and b and c)
  17
  18
               or (a and b and d)
  19
               or (a and b and e)
  20
               or (a and c and d)
  21
               or (a and c and e)
  22
               or (a and d and e)
  23
               or (b and c and d)
  24
               or (b and c and e)
  25
               or (b and d and e)
  26
               or (c and d and e));
  27
  28
      LEND basic;
  29
                                                                                                                 Ln: 30 Col: 0
```

Waveform #1:



Waveform #2:

