

*Z.H.C.E.T., Aligarh Muslim University – Aligarh*

## **Network & Embedded Systems Lab**

(COC **4950**)

# **REPORT**

**Objective:** Design and simulate a 4-bit Ripple Adder using ModelSim.


Submitted by: **Ravi Sahni**

Faculty No.: **17 COB 085**

Enrolment No.: **GJ 7718**

**Simulation Environment:** ModelSim PE Student Edition 10.4a

**VHDL Code:**




The screenshot displays the ModelSim PE Student Edition 10.4a interface. The title bar indicates the file path: C:/Modeltech\_pe\_edu\_10.4a/examples/4bit-rippleadder.vhd (/ripple4/FA1). The menu bar includes File, Edit, View, Tools, Bookmarks, Window, and Help. The toolbar contains various icons for file operations, simulation, and debugging. The main text area shows the VHDL code for a 4-bit ripple-carry adder, with line numbers (Ln#) on the left. The code includes comments for author information, library declarations, and the definition of the ripple4 entity and its Basic architecture.

```
Ln# 1  --Name: Ravi Sahni
2  --Facilty No.: 17 COB 085
3  --Enrol. No.: GJ 7718
4
5  library IEEE;
6  use IEEE.STD_LOGIC_1164.all;
7
8  entity ripple4 is
9  Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
10       B : in STD_LOGIC_VECTOR (3 downto 0);
11       Cin : in STD_LOGIC;
12       S : out STD_LOGIC_VECTOR (3 downto 0);
13       Cout : out STD_LOGIC);
14  end ripple4;
15
16  architecture Basic of ripple4 is
17  component FA
18  Port ( A : in STD_LOGIC;
19       B : in STD_LOGIC;
20       Cin : in STD_LOGIC;
21       S : out STD_LOGIC;
22       Cout : out STD_LOGIC);
23  end component;
```


## VHDL Code: (contd.)

```
24
25 signal c1,c2,c3: STD_LOGIC;
26
27 begin
28   FA1: FA port map( A(0), B(0), Cin, S(0), c1);
29   FA2: FA port map( A(1), B(1), c1, S(1), c2);
30   FA3: FA port map( A(2), B(2), c2, S(2), c3);
31   FA4: FA port map( A(3), B(3), c3, S(3), Cout);
32
33 end Basic;
34
35 --writing entity & architecture for FA component
36 library IEEE;
37 use IEEE.STD_LOGIC_1164.all;
38
39 entity FA is
40   Port ( A : in STD_LOGIC;
41         B : in STD_LOGIC;
42         Cin : in STD_LOGIC;
43         S : out STD_LOGIC;
44         Cout : out STD_LOGIC);
45 end FA;
46
47 architecture Basic of FA is
48   begin
49     S <= A XOR B XOR Cin;
50     Cout <= (A AND B) OR (Cin AND (A OR B));
51   end Basic;
52
```

## Waveform #1:



## Waveform #2:



## Waveform #3:

