### Lab 2

# Part 1: 3 By 3 Binary Combinational Array Multiplier

The binary combinational multiplier diagram:

Figure 1. 3 by 3 binary combinational multiplication diagram

This lab is to design the above multiplier by using the hardware structure shown below:




Figure 2. 3 by 3 binary combinational array multiplier hardware structure

## **Lab Procedure**

## Step 1. Half Adder Design

The half adder adds two 1-bit binary inputs a and b. It generates two outputs, sum signal and carry cout signal.

Inputs		Outputs				
a	Ъ	cout	sum			
0	0	0	0			
0	1	0	1			
1	0	0	1			
1	1	1	0			
Logic equations:						
	co	ut = a b				
$sum = a \oplus b$						




Figure 3. Half adder truth table, schematic and logic symbol

Design the above half adder circuit using Verilog, write testbench and run simulations. Verify that your simulation results are the same as the values listed in the truth table above.

#### Step 2. Full Adder Design

The full adder circuit adds three 1-bit binary inputs a, b and cin. It generates two outputs, sum signal and carry cout signal.

Inputs			Outputs			
a	ь	cin	cout	sum		
0	0	0	0	0		
0	0	1	0	1		
0	1	0	0	1		
0	1	1	1	0		
1	0	0	0	1		
1	0	1	1	0		
1	1	0	1	0		
1	1	1	1	1		
Logic equations:						
$sum = a \oplus b \oplus cin$						
$cout = (a \oplus b) cin + ab$						




Figure 4. Full adder truth table, schematic and logic symbol

Design the above full adder circuit by using two half adder HA modules, and one OR gate in Verilog, write testbench and run simulations. Verify that your simulation results are the same as the values listed in the truth table above.

#### Step 3. Final Combinational Multiplier Design




Figure 5. 3 by 3 combinational array multiplier schematic

Design the above multiplier circuit by using nine AND gates, three half adder HA modules and three full adder FA modules in Verilog, write a testbench and run simulation.

#### **Demo Requirement**

You need to demonstrate the final simulation waveform of the multiplier design to your lab instructor.

You need to download this design to the FPGA board and demonstrate it to your lab instructor.

<u>Note</u>: Before starting this experiment, all the necessary knowledge required to complete this work has been introduced in the CPE166 lecture session. The following examples are for you to refresh your learning.

#### **Sample Verilog Codes:**

```
module ex1( a, b, f1, f2, f3, f4);
input a, b;
output f1, f2, f3, f4;
                            // xor gate
assign f1 = a \wedge b;
assign f2 = a \sim b;
                            // xnor gate
                            // nand gate
assign f3 =  ^{\sim} ( a \& b );
assign f4 = ^{\sim} (a \mid b);
                            // nor gate
endmodule
module ex2(a,b,c,f);
input a, b, c;
wire m, n;
output f;
                           // not gate
assign m = a;
                            // and gate
assign n= b&c;
                           // or gate
assign f = m \mid n;
endmodule
`timescale 1ns/1ps
module ex2_tb;
                        //testbench for ex2 design
       a, b, c;
reg
                       // Only a, b, c and f are used for testing.
wire f;
integer k;
ex2 g1(a, b, c, f);
```


```
CPE166 Lab 2 Part 1
By: Prof. Pang
initial
begin
  $monitor($time, " ns, a=%b, b=%b, c=%b, f=%b", a, b, c, f);
  for (k=0; k<8; k=k+1)
  begin
    {a, b, c} = k;
    #5;
  end</pre>
```

end

endmodule

#### Sample Circuit:

#5 \$stop;



#### **Sample Implementation in Verilog:**

```
module sample (a, b, m, n, p, y);
input a, b, m, n, p;
output y;
wire w, t;
ex2 g1 (.a (m), .b(n), .c(p), .f(w));
ex2 g2 (.a (a), .b(b), .c(w), .f (t));
assign y = ~ ( w & t);
endmodule
```