Candidate-Bound Evidence for RTL-to-GDS Signoff: A Frozen-Source Evaluation

Rithwik Vallabhan TV, Sreejeesh SG, Jayaraj U Kidav, and Nanditha N Varma

NIELIT Calicut, India
rithwik@calicut.nielit.in, sreejeesh@nielit.gov.in
jayaraj@nielit.gov.in, nanditha@calicut.nielit.in

Abstract. RTL2GDSAGI binds native verification evidence to the implementation selected for release. With frozen controller `af31b39f6782`, seven SKY130 designs spanning 16–1024 mapped cells complete the 21-stage verification contract twice. All seven pairs reproduce routed DEF, mapped and routed netlists, extracted parasitics, and date-normalized GDS; the 1,024-cell shift register uses one routing worker. Six constructed classes of stale or incomplete evidence are blocked in three consistency executions each. We also re-execute 20 recorded model proposals, generated under snapshot `18d948815ac6`, on the frozen controller. Failed native-check fractions are 0/3 for spacing, 0/3 for power-network construction, and 14/14 for timing. These class-specific observations describe proposal states in iterative repair trajectories. A controlled padding ablation explains why a narrow timing pass from the earlier snapshot fails under the frozen source. The artifact contains executable configurations, native reports, source snapshots, and scripts generating the measured tables.

Keywords: RTL-to-GDS · physical verification · artifact provenance · electronic design automation · verified repair

1 Introduction

OpenROAD and OpenLane provide open infrastructure for synthesis and physical implementation [1,2]. A release decision must combine several kinds of evidence: design rule checking (DRC) evaluates geometry, layout versus schematic comparison (LVS) evaluates connectivity, and timing evaluates a constrained circuit with its parasitics. The controller must establish which implementation and verification inputs produced each result. A zero-marker report can concern a different layout or omit required rules. A repair can also invalidate previously clean evidence.

RTL2GDSAGI makes this relationship explicit. Native tools produce artifacts and reports; a content manifest identifies the release candidate; and gate records specify their consumed inputs, parser contracts, and verdicts. Model proposals pass through typed authorization and native rechecking. This paper examines three questions: which constructed evidence failures are blocked, which recorded proposal states survive native checks, and which implementation artifacts reproduce under a frozen controller. Its contribution is the executable contract and

measured integration of these mechanisms. Native synthesis, placement, routing, and verification algorithms remain those of the selected EDA tools.

2 Evidence Contract

2.1 Candidate identity and release checks

The controller executes characterization, lint, simulation, constraints, synthesis, synthesis equivalence, pre-layout timing, floorplan, power-network construction, placement, clock-tree synthesis (CTS), post-CTS timing, routing, extraction, post-route timing, GDS stream-out, DRC, LVS, antenna checking, routed equivalence, and signoff. Pre-layout timing is advisory; post-CTS timing gates hold slack, and post-route timing gates setup and hold. Release requires all declared hard obligations to have positive evidence.

The artifact ledger stores each output's producer, path, size, and SHA-256 hash. Directory hashing uses relative filenames and contents. Writing H for SHA-256, the candidate identity is

$$C = H(T, \{(k, H(A_k))\}_{k \in B}, P, V, H(K), H(I)) \,, \tag{1}$$

where T is the top, B the bound artifacts, P the recorded process-design kit (PDK) identity, V the tool identities, K the run configuration, and I the typed configuration state. P includes name, root, cell library, and corner. The layer map and verification decks are hashed members of B; the whole installed PDK is not content-hashed.

A gate records consumed and produced artifact hashes, report identity, parser contract, and accepted tool identity. Release revalidation rehashes files, checks lineage, and requires DRC and LVS to consume the selected GDS. Native KLayout arguments are checked against the selected input and deck bytes. The certification identifier commits to the candidate and gate records. Figure 1 summarizes the decision boundary.

2.2 Native obligations and repair

DRC requires a usable report, the expected top, and the approved active-rule inventory under the exact deck. This evaluation uses 211 normalized categories; 213 raw declarations include two approved aliases. A zero-marker report with missing categories fails the inventory check. LVS requires agreement among process status, log verdict, and a native database with actual circuit cross-references, plus an approved deck containing executable compare. Stream-out requires nonempty geometry, resolved references, and mapped layers. The power distribution network (PDN) check requires supply nets, rails, straps, and vertical via connections.

Extraction compares logical net identities in Standard Parasitic Exchange Format (SPEF) and routed Design Exchange Format (DEF), rejects missing or duplicate nets, and requires complete parasitic sections. Native static timing analysis (STA) separately requires finite setup/hold slack and zero unannotated

Execution	Evidence obligation
RTL, constraints and native tools	Produce implementation and measured reports
Model proposal and typed authorization	Apply bounded changes and invalidate affected evidence
Native rechecking	Bind verdicts to consumed inputs and produced outputs
Candidate revalidation	Rehash selected artifacts and check gate lineage
Release	Certify only the complete declared contract

Fig. 1. Native evidence and content identity determine acceptance of a proposed implementation.

or partially unannotated drivers. Clock period, uncertainty, output load, RTL function, and verification decks are protected from physical-only repairs.

A typed change rolls execution back to its earliest affected stage and invalidates downstream evidence. Three attempts per stage and 24 diagnosis attempts bound the recorded repair policy. The controller stops when a proposal would revisit a previously failed stage fingerprint, including its inputs and effective configuration. Formal equivalence checks both synthesis and routed netlists using EQY [3]. Scalar-net matching uses `splitnets on`; grouping related signals under `[collect *]` and `group *` preserves coupled-state proof structure. Fresh counter and shift-register controls prove equivalent, while a retained counter mutant with a forced flop fails equivalence.

3 Experimental Protocol

3.1 One frozen implementation

All primary implementation runs, fresh proposal executions, and repeated fault checks use source fingerprint `af31b39f6782`. It hashes sorted Python source paths and bytes. The frozen archive also retains non-Python resources. Current HEAD has this same implementation fingerprint; later Git commits change experiment scripts and manuscript material. The proposal-origin snapshot, `18d948815ac6`, is separate: it generated the archived live trajectories. Table 1 assigns each result to its execution and proposal origin.

The primary designs are a register, registered multiplexer, eight-bit ALU, counter, bidirectional shift register, four-entry FIFO, and 1,024-stage serial shift register. Each has a self-checking testbench. The PDK is SKY130A, Volare revision `bdc9412b3e46`, HD library, typical 25 °C and 1.8 V corner. The pinned container uses OpenROAD `41a51eaf4ca2` and KLayout 0.28.2; pre-layout OpenSTA reports 3.1.0. Baseline clocks are 10.0 ns, with 0.25 ns uncertainty and 0.05 pF output load.

Table 1. Source accounting. A source fingerprint differs from a Git commit identifier. Controlled ablations alter only the stated rendered padding calls.

Result	Source / origin
Seven primary design pairs	`af31b39f6782`
Fresh proposal and fault checks	`af31b39f6782`
Recorded model proposals / nine live episodes	`18d948815ac6`
Padding ablation	Frozen base; two explicit call interventions
Earlier accumulator episodes	`af31b39f6782`

Each design runs twice from RTL through signoff. The shift register uses one routing worker; its otherwise unchanged eight-worker pair is retained as an ablation. It uses two padding sites, 25% core utilization, 0.35 placement density, an 80% antenna prediction margin, eight repair iterations, and passive fillers. Final antenna checks use the original limits. All typed parameters, commands, tool/PDK identities, and candidate hashes are retained. Cell area comes from synthesis-library reports, die area from routed DEF, and timing from extracted parasitics. Concurrent-job runtime is an observation of this environment rather than isolated tool-performance measurement.

3.2 Coverage and fixed-proposal replay

The coverage unit is one of six author-constructed fault classes: stale same-top GDS, missing front-end-of-line (FEOL) rule categories, LVS without compare, missing PDN vias, missing layer map, and artifact substitution after a verified repair. Three executions per class check consistent behavior. Fixtures run native tools where applicable and exercise production parsers, structural checks, invocation checks, or gate lineage. Their selection against declared obligations makes this coverage testing, with no population false-pass-rate estimate.

The recorded proposals come from nine live Claude Sonnet 5 (Anthropic, `claude-sonnet-5`) episodes: three each for ALU spacing, register PDN construction, and ALU setup timing. Replay reconstructs complete effective configuration states, including characterization seeds, curated changes that preceded model calls, and cumulative authorized model changes. Successful reconstructions match the archived final IR before execution. All 20 states are then run independently from RTL on the frozen controller with one routing worker and further repair disabled. No new model calls generate these states. The supplementary record retains the original episodes, earlier measurements, reconstruction checks, and incomplete scale cases.

The hypothetical no-recheck gate promotes every authorized state. We report its failed-native-check fraction separately for each originating fixture class. The proposal sequence was collected under native feedback, so these fractions describe

fixed states rather than the trajectory of an independently executed controller without rechecking.

4 Results

4.1 Implementation and exact repeat levels

Tables 2 and 3 report the first of each frozen pair. All 7 designs complete all 21 stages with zero routing, DRC, and antenna violations, positive LVS comparisons, both equivalence boundaries, authoritative simulation, and complete parasitic coverage. The largest design contains 1024 mapped cells.

Table 2. Measured implementation results. Cell area is the synthesis-library area; die area comes from routed DEF. Timing uses extracted parasitics.

Design	Cells	Cell area (μm^2)	Die area (μm^2)	Setup slack (ns)	Hold slack (ns)
register	22	292.78	2393.17	6.954	1.204
mux4to1	48	480.46	3602.40	6.952	1.203
alu8	133	1018.48	6125.41	5.256	1.192
counter	47	416.65	3279.28	4.911	0.494
shift_reg	16	380.36	3091.92	6.892	0.554
fifo_buf	109	1721.65	9169.02	6.396	0.273
shift1024	1024	25624.58	115705.42	5.553	0.049

Table 3. Native verification and execution outcomes. Every design passed all 21 stages, both equivalence boundaries, LVS, and its authoritative testbench.

Design	Route/DRC violations	Antenna net/pin	SPEF nets	GDS (KiB)	Runtime (s)
register	0/0	0/0	35	131.8	31.7
mux4to1	0/0	0/0	87	161.6	45.8
alu8	0/0	0/0	157	497.2	73.1
counter	0/0	0/0	62	238.4	36.5
shift_reg	0/0	0/0	32	117.4	32.4
fifo_buf	0/0	0/0	126	486.6	54.4
shift1024	0/0	0/0	1210	3309.2	145.6

Table 4 reports all seven pairs. Routed DEF, mapped and routed netlists, and SPEF match exactly for every pair. GDS matches for all seven after zeroing only the 24-byte BGNLIB and BGNSTR date payloads. Raw GDS matches in 1 pair; other raw differences retain the date fields. The one-worker shift pair matches

while the earlier eight-worker pair differs in DEF/GDS via variants, with identical netlists and SPEF. The retained pinned-binary query confirms the native one-thread default when no explicit thread command is emitted. This identifies worker-count sensitivity in the observed pairs, without isolating a particular native race.

Table 4. Seven frozen primary pairs. Date normalization zeros only BGNLIB/BGNSTR payloads; all other GDS bytes remain unchanged. Both netlists also match in every pair.

Design	Routed DEF	SPEF	Raw GDS	Dates zeroed
register	Same	Same	Same	Same
mux4to1	Same	Same	Different	Same
alu8	Same	Same	Different	Same
counter	Same	Same	Different	Same
shift_reg	Same	Same	Different	Same
fifo_buf	Same	Same	Different	Same
shift1024	Same	Same	Different	Same

A supplemental implementation fingerprint binds date-normalized GDS, RTL, routed netlist, SPEF, constraints, decks, layer map, and PDK name, library and corner. It matches for all seven primary pairs. It is a comparison identity; native release and gate identities continue to bind exact bytes, including reports and path-bearing characterization records. Normalization does not transfer a prior verdict to a changed artifact.

4.2 Fault coverage and native checker scope

Every constructed class is blocked in all three executions (Table 5). A native zero-marker result on stale geometry fails selected-input binding. Disabling FEOL produces an incomplete inventory; a fabricated match lacks circuit cross-references. Removed vias fail supply connectivity, omitted mapping fails layer checks, and substituted post-repair GDS invalidates cached gate lineage.

The OpenLane follow-up audits actual pinned stage/checker interfaces using paired controls. Table 6 reports the obligations supported by those interfaces. The previous modern-deck wrapper omitted runtime flags, leaving its rules inactive; it is excluded as an active-DRC baseline. Legacy native configuration and modern explicitly configured controls exercise the intended geometry rules. Public pinned source matches the retained wrapper, and PDK options are recorded. The modern adapter is explicitly identified; personal maintainer endorsement is not claimed. Modern configured controls report metal/poly/off-grid markers 3/1/4 while paired clean inputs remain clear; the legacy deck omits the tested poly rule. Reporting markers and enforcing a release decision are separate obligations. This study executes isolated interfaces, without estimating

Table 5. Coverage of six constructed fault classes on the frozen controller. Three executions per class establish consistent fixture behavior, not independent samples.

Constructed class	Blocking obligation	Blocks
Stale same-top GDS	Selected input hash and invocation binding	3/3
Missing FEOL rules	Approved deck and active category inventory	3/3
LVS without compare	Executable comparison and circuit cross-references	3/3
Missing PDN vias	Structural supply and vertical connection checks	3/3
Missing layer map	Bound map and routed-layer geometry checks	3/3
Artifact swap after repair	Cached gate lineage and artifact rehashing	3/3

full-flow OpenLane detection performance. The supplement contains the control counts, options, commands, and unsupported-format qualifications.

Table 6. Obligations supported by the executed OpenLane interfaces and configured native controls. These are stage/checker observations, not a complete-flow detection comparison.

Obligation	Support	Executed scope
Configured geometric marker reporting	Supported	Positive/clean controls; deck and options specified
Missing PDN via connectivity	Supported	Native supply checks with untouched DEF controls
Selected candidate and cached lineage	Not supported	No release-manifest interface in these checker calls
Approved deck / active inventory	Not supported	Rule execution differs from inventory approval
Retained KLayout no-compare fixture via Netgen	Not assessed	Report formats are incompatible
Mapping provenance	Not supported	Required map option does not establish selected-map identity

4.3 Replay by originating class

Table 7 preserves both the original observations and fresh frozen-source outcomes. In the archived timing trajectories, 11 of 14 proposals fail native checks (78.6%), while 2 lack a completed required target check. Spacing and PDN each have zero failed proposals out of three. Thus the earlier aggregate 11/20 failure count comes entirely from timing proposals.

Table 7. Proposal replay by originating fixture class. A hypothetical gate accepting each proposal without rechecks would promote every row state. Failed means a native hard check failed; missing evidence is separate. Frozen outcomes are separate native executions of the same proposal states.

Class	Proposals	Archived failed	Archived missing	Frozen failed	Frozen certified
Spacing	3	0/3	0/3	0/3	3/3
PDN	3	0/3	0/3	0/3	3/3
Timing	14	11/14	2/14	14/14	0/14

On the frozen controller, spacing and PDN states each certify in three of three executions. All 14 timing states fail native hard checks (100.0%): thirteen fail routed STA and one fails placement. These are intermediate proposals in an iterative timing search, where failed attempts are expected. The replay supports retaining native checks as acceptance evidence; it supplies neither a general model-failure rate nor an end-to-end agent-superiority estimate.

4.4 Explaining the narrow timing repair

The archived repaired ALU configuration passes at +1.586 ps under its recorded source but fails at −0.654 ps under the frozen controller, at the same 3 ns period. We test CTS-padding reapplication, routing-padding reapplication, and routing workers in a $2 \times 2 \times 2$ factorial ablation. Placement padding stays at one site; clock, uncertainty, load, RTL, and PDK remain fixed. Table 8 gives the measured outcomes.

Table 8. Controlled padding and thread ablation at unchanged 3 ns. Each row contains one run at each worker count. Padding refers to reapplication after placement; placement padding itself stays at one site. Slack is measured after routing.

CTS padding	Route padding	Workers	Setup (ps)	Certified
Off	Off	1, 8	+1.586	2/2
Off	On	1, 8	+9.868	2/2
On	Off	1, 8	-0.654	0/2
On	On	1, 8	-0.654	0/2

Both worker counts give the same slack in every padding configuration. Reapplying CTS padding changes the archived-style result from +1.586 ps to −0.654 ps. Keeping routing padding while removing the CTS call gives +9.868 ps. Synthesis netlist and placed DEF hashes match before the intervention; CTS DEF and downstream artifacts differ, including legalized cell and hold-buffer positions. This isolates the CTS padding call's effect in these executions. The frozen controller retains that call and blocks the narrow configuration. The earlier pass

therefore belongs to its recorded snapshot and is not presented as a repair reproducible on HEAD.

5 Related Work

OpenROAD and OpenLane provide implementation infrastructure [1,2]. METRICS2.1 structures flow measurement and parameter tuning [4], and PROV represents provenance relationships [5]. ChatEDA studies model-driven EDA task planning, script generation, and execution [6]. ORFS-agent optimizes OpenROAD-flow-scripts parameters [7]; MCP4EDA connects model interaction to RTL-to-GDS execution and backend synthesis feedback [8]. FlowFixer-EDA uses log extraction, patch validation, and native tool feedback for diagnosis and repair [9]. EDAid uses multiple model-controlled agents for EDA workflow execution [10]. Ghose et al. study executable OpenROAD changes and measured quality of results [11].

ChiBench supplies RTL designs for EDA-tool testing [12]. DRVerify documents physical-verification runset testing with known legal and violating structures [13]. These works motivate checking rule execution and intended coverage in addition to marker counts. The present contribution combines constructed native/ledger faults, candidate lineage, fresh recorded-proposal checks, and artifact-level repeat evidence. Comparable contracts in other controllers are not excluded by this study.

6 Scope and Conclusion

The evidence establishes six-class coverage, class-specific proposal outcomes, and exact repeat levels on one frozen implementation. All seven primary pairs reproduce their routed and date-normalized artifacts. The replay's failures are confined to the timing fixture, and the padding experiment explains why its earlier marginal pass does not transfer to HEAD. The primary circuits are small and synthetic, including a regular 1,024-cell shift register. They provide no population repair rate or industrial-scale qualification. The local contract uses a single typical corner and excludes multi-corner timing, on-chip variation, power integrity, and foundry qualification. Hashing also assumes trusted tools, controller, host, and PDK. Identity and approved inventory do not prove completeness of foundry rules or immunity to forged records.

The supplement retains nine original live repair episodes, four larger accumulator episodes and their measured outcomes, earlier observations, known-failed-fingerprint proposals, and incomplete scale probes. These cohorts remain separate from fresh proposal-state executions. Raw logs retain accepted updates and final native artifacts; rollback can overwrite numbered intermediate prompt/response and implementation files. The current regression record is 955 passed, 15 skipped, zero failures/errors.

Artifacts and AI assistance

Repository: `https://github.com/xp4t/rtl2gdsagi`. The versioned artifact at `rtl2gdsagi-paper-frozen-20261013` contains this LNCS manuscript, an Overleaf ZIP, `supplement.tex`, source snapshots, native reports, and table-generation/verification scripts. Codex assisted writing and three internal review passes in the same automated workflow. These are not independent external peer reviews. The supplement identifies the original Anthropic model runs separately from cached-proposal replay; no new model calls are counted for that replay.

References

1. Ajayi, T., et al.: Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project. In: Proceedings of the 56th Annual Design Automation Conference, pp. 1–4 (2019). https://doi.org/10.1145/3316781.3326334
2. Shalan, M., Edwards, T.: Building OpenLANE: A 130nm OpenROAD-based tapeout-proven flow. In: Proceedings of the 2020 IEEE/ACM International Conference on Computer-Aided Design, pp. 1–6 (2020). https://doi.org/10.1145/3400302.3415735
3. YosysHQ: EQY documentation. https://yosyshq.readthedocs.io/projects/eqy/en/latest/ (accessed 12 October 2026)
4. Jung, J., Kahng, A.B., Kim, S., Varadarajan, R.: METRICS2.1 and flow tuning in the IEEE CEDA Robust Design Flow and OpenROAD: ICCAD special session paper. In: Proceedings of the 2021 IEEE/ACM International Conference on Computer-Aided Design, pp. 1–9 (2021). https://doi.org/10.1109/ICCAD51958.2021.9643541
5. W3C: PROV-Overview: An overview of the PROV family of documents. W3C Working Group Note (2013). https://www.w3.org/TR/prov-overview/
6. Wu, H., He, Z., Zhang, X., Yao, X., Zheng, S., Zheng, H., Yu, B.: ChatEDA: A Large Language Model Powered Autonomous Agent for EDA. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 43(10), 3184–3197 (2024). https://doi.org/10.1109/TCAD.2024.3383347
7. Ghose, A., Kahng, A.B., Kundu, S., Wang, Z.: ORFS-Agent: Tool-Using Agents for Chip Design Optimization. In: Proceedings of the ACM/IEEE International Symposium on Machine Learning for CAD (MLCAD), pp. 1–13 (2025). https://doi.org/10.1109/MLCAD65511.2025.11189204
8. Wang, Y., Ye, W., He, Y., Chen, Y., Qu, G., Li, A.: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization. arXiv:2507.19570 (2025). https://arxiv.org/abs/2507.19570
9. Dong, K., Wang, R., Yuan, F., An, B., Zhang, X.: FlowFixer-EDA: A Tool-Feedback-Augmented Large Language Model Agent for Automated Diagnosis and Repair of Open-Source RTL-to-GDS Design Flow Failures. IEEE Access 14, 140412–140428 (2026). https://doi.org/10.1109/ACCESS.2026.3730896
10. Wu, H., Zheng, H., He, Z., Yu, B.: Divergent Thoughts toward One Goal: LLM-based Multi-Agent Collaboration System for Electronic Design Automation. In: Proceedings of NAACL-HLT, vol. 1, pp. 1710–1721 (2025). https://doi.org/10.18653/v1/2025.naacl-long.83

11. Ghose, A., Jang, J., Kahng, A.B., Lee, J.: Automated QoR improvement in OpenROAD with coding agents. arXiv:2601.06268v2 (2026). https://arxiv.org/abs/2601.06268v2
12. Sumitani, R., Amorim, J.V., Mafra, A., Crepalde, M., Pereira, F.M.Q.: ChiBench: A Benchmark Suite for Testing Electronic Design Automation Tools. arXiv:2406.06550 (2024). https://arxiv.org/abs/2406.06550
13. Sage Design Automation: DRVerify: The Verification of Physical Verification. Technical white paper (2018). https://semiwiki.com/wp-content/uploads/2018/06/sage_DRVerify_WP_v2-3-1.pdf