

# National Cheng Kung University

## Department of Electrical Engineering

### *Introduction to VLSI CAD (Spring 2024)*

#### Lab Session 3

## Design of ALU and Multiplication Using Verilog Coding

Name	Student ID	
鄭喆嚴	E14096724	
Practical Sections:	Points	Marks
Prob A	30	
Prob B	30	
Prob C	20	
Report	15	
File hierarchy, naming...etc.	5	
Notes		

**Due Date: 15:00, March 13, 2024 @ moodle**

## Deliverables

- 1) All Verilog codes including testbenches for each problem should be uploaded.  
NOTE: Please **DO NOT** include source code in the paper report!
- 2) All homework requirements should be uploaded in this file hierarchy or you will not get the full credit.  
NOTE: Please **DO NOT** upload waveforms!
- 3) Important! TA will use the command in Appendix A to check your design under SoC Lab environment, if your code can not be recompiled by TA successfully using the commands, you will not get the full credit.
- 4) If you upload a dead body which we can't even compile you will get **NO** credit!
- 5) All Verilog file should get at least **90%** superLint Coverage.
- 6) File hierarchy should not be changed; it may cause your code can not be recompiled by TA successfully using the autograding commands





Fig.1 File hierarchy for Homework submission

---

*Prob A: Arithmetic Logic Unit*

---

**Design your Verilog code with the following specifications:**



1. Based on the reference code, please implement the following operations.

alu_op	Operation	Description
00000	ADD	$\text{src1}_{\text{signed}} + \text{src2}_{\text{signed}}$
00001	SUB	$\text{src1}_{\text{signed}} - \text{src2}_{\text{signed}}$
00010	OR	$\text{src1} \text{ or } \text{src2}$
00011	AND	$\text{src1} \text{ and } \text{src2}$
00100	XOR	$\text{src1} \text{ xor } \text{src2}$
00101	NOT	Inversion of src1
00110	NAND	$\text{src1} \text{ nand } \text{src2}$
00111	NOR	$\text{src1} \text{ nor } \text{src2}$

alu_op	Operation	Description
01011	SLT	$\text{alu\_out} = (\text{src1}_{\text{signed}} < \text{src2}_{\text{signed}}) ? 32'd1 : 32'd0$
01100	SLTU	$\text{alu\_out} = (\text{src1}_{\text{unsigned}} < \text{src2}_{\text{unsigned}}) ? 32'd1 : 32'd0$
01101	SRA	$\text{alu\_out} = \text{src1}_{\text{signed}} \gg \text{src2}_{\text{unsigned}}$
01110	SLA	$\text{alu\_out} = \text{src1}_{\text{signed}} \ll \text{src2}_{\text{unsigned}}$
01111	SRL	$\text{alu\_out} = \text{src1}_{\text{unsigned}} \gg \text{src2}_{\text{unsigned}}$
10000	SLL	$\text{alu\_out} = \text{src1}_{\text{unsigned}} \ll \text{src2}_{\text{unsigned}}$
10001	ROTR	$\text{alu\_out} = \text{src1}$ rotate right by "src2 bits"
10010	ROTL	$\text{alu\_out} = \text{src1}$ rotate left by "src2 bits"
10011	MUL	$\text{alu\_out} = \text{lower 32 bits of } (\text{src1} * \text{src2})$
10100	MULH	$\text{alu\_out} = \text{upper 32 bits of } (\text{src1}_{\text{signed}} * \text{src2}_{\text{signed}})$
10101	MULHSU	$\text{alu\_out} = \text{upper 32 bits of } (\text{src1}_{\text{signed}} * \text{src2}_{\text{unsigned}})$
10110	MULHU	$\text{alu\_out} = \text{upper 32 bits of } (\text{src1}_{\text{unsigned}} * \text{src2}_{\text{unsigned}})$

- The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.
- Follow the PPT file to synthesize your code.

**After you synthesize your design, you may have some information about the circuit. Fill in the following form.**

Timing (slack)	Area (total cell area)	Power (total)
17.74	3554.046810	3.3897mW

**Please attach your design waveforms.**

Your simulation result on the terminal.

Your waveform (RTL & Synthesis) :

RTL :

Synthesis :

## SuperLint Coverage

Coverage :

ALU.v :  $(1 - 4/164) * 100\% = 97.56\%$

### *Prob B-1: Practice fixed point*

**Design your Verilog code with the following specifications:** Number format: **unsigned** numbers.


- The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.
- Follow the PPT file to synthesize your code.

After you synthesize your design, you may have some information about the circuit. Fill in the following form.

Timing (slack)	Area (total cell area)	Power (total)
19.47	79.418881	5.7195e-02mW


Please attach your design waveforms.

Your simulation result on the terminal.




Your waveform (RTL & Synthesis) :

RTL :



Synthesis :



Page 8 of 13



## SuperLint Coverage

Coverage :

fixedpoint.v : (1 - 0/15) \* 100% = 100%

### *Prob B-2: Practice fixed point (signed)*

**Design your Verilog code with the following specifications:** Number format: **signed** numbers.

- The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.
- Follow the PPT file to synthesize your code.

After you synthesize your design, you may have some information about the circuit. Fill in the following form

Timing (slack)	Area (total cell area)	Power (total)
19.35	319.541766	0.2261mW

Please attach your design waveforms.

Your simulation result on the terminal.

Your waveform (RTL & Synthesis) :

RTL :

Synthesis :

SuperLint Coverage

Coverage :

fixedpoint.s.v : (1 - 0/50) \* 100% = 100%

### Prob C: Performance comparison

Synthesize the 8\*8-bit CLA multiplier implemented in Lab2 and the given 8\*8-bit multiplier separately.

You should answer the following questions:

**1. Determine the lowest achievable clock period for both, along with the corresponding area and power consumption.**

	Clock period	Timing (slack)	Area (total cell area)	Power (total)
CLA multiplier	0.4	0.00	269.619846	0.1697mW
“*”operator	0.2	0.00	103.991041	6.6395e-02mW

**2. Considering clock period and area, which structure has the better performance.**

因為使用 “\*”operator 的 multiplier 的 clock period 和 area 都比 CLA multiplier 的更小，所以使用 “\*”operator 的 multiplier 有更好的 performance。

**At last, please write the lessons learned from this lab session, or some suggestions for this lab session. Thank you.**

我在這個 lab 中讓我學習到了如何進行 synthesize，這次的實驗的過程中有一步步的執行 synthesize 並且完成 synthesize，並且將 synthesize 後的 verilog code 進行模擬並且通過，並且瞭解了 synthesize 之後得到 Clock period、Timing (slack)、Area (total cell area)、Power (total)這些數據的意義，學習到這些讓我受益良多，並且在完成這次的 lab 後讓我很有成就感。

Problem		Command
ProbA	Compile	% vcs -R ALU.v -full64
	Simulate	% vcs -R ALU_tb.v -debug_access+all -full64 +define+FSDB
	Synthesis	% vcs -R ALU_tb.v -debug_access+all -full64 +define+FSDB+syn
ProbB-1	Compile	% vcs -R fixedpoint.v -full64
	Simulate	% vcs -R fixedpoint_tb.v -debug_access+all -full64 +define+FSDB
	Synthesis	% vcs -R fixedpoint_tb.v -debug_access+all -full64 +define+FSDB+syn
ProbB-2	Compile	% vcs -R fixedpoint_s.v -full64
	Simulate	% vcs -R fixedpoint_s_tb.v -debug_access+all -full64 +define+FSDB
	Synthesis	% vcs -R fixedpoint_s_tb.v -debug_access+all -full64 +define+FSDB+syn

*Appendix A : Commands we will use to check your homework*