National Cheng Kung University Department of Electrical Engineering

Introduction to VLSI CAD (Spring 2024)

Lab Session 3

Design of ALU and Multiplication Using Verilog Coding

Name	Student ID		D
鄭喆嚴		E14096724	
Practical Sections:		Points	Marks
Prob A		30	
Prob B		30	
Prob C		20	
Report		15	
File hierarchy, namingetc.		5	
Notes			

Due Date: 15:00, March 13, 2024 @ moodle

Deliverables

- 1) All Verilog codes including testbenches for each problem should be uploaded. NOTE: Please **DO NOT** include source code in the paper report!
- 2) All homework requirements should be uploaded in this file hierarchy or you will not get the full credit.
 - NOTE: Please DO NOT upload waveforms!
- 3) Important! TA will use the command in Appendix A to check your design under SoC Lab environment, if your code can not be recompiled by TA successfully using the commands, you will not get the full credit.
- 4) If you upload a dead body which we can't even compile you will get **NO** credit!
- **5)** All Verilog file should get at least 90% superLint Coverage.
- **6)** File hierarchy should not be changed; it may cause your code can not be recompiled by TA successfully using the autograding commands





Fig.1 File hierarchy for Homework submission

Design your Verilog code with the following specifications:



1. Based on the reference code, please implement the following operations.

alu_op	Operation	Description
00000	ADD	src1 _{signed} + src2 _{signed}
00001	SUB	src1 _{signed} - src2 _{signed}
00010	OR	src1 or src2
00011	AND	src1 and src2
00100	XOR	src1 xor src2
00101	NOT	Invertion of src1
00110	NAND	src1 nand src2
00111	NOR	src1 nor src2


alu_op	Operation	Description
01011	SLT	alu_out = $(src1_{signed} < src2_{signed})$? 32'd1: 32'd0
01100	SLTU	alu_out = (src1 unsigned < src2 unsigned) ? 32'd1 : 32'd0
01101	SRA	alu_out = src1 signed >>> src2 unsigned
01110	SLA	alu_out = src1 signed <<< src2 unsigned
01111	SRL	alu_out = src1 unsigned >> src2 unsigned
10000	SLL	alu_out = src1 unsigned << src2 unsigned
10001	ROTR	alu_out = src1 rotate right by "src2 bits"
10010	ROTL	alu_out = src1 rotate left by "src2 bits"
10011	MUL	alu_out = lower 32 bits of (src1 * src2)
10100	MULH	alu_out = upper 32 bits of (src1 signed * src2 signed)
10101	MULHSU	alu_out = upper 32 bits of (src1 signed * src2 unsigned)
10110	MULHU	alu_out = upper 32 bits of (src1 unsigned * src2 unsigned)


- a. The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.
- b. Follow the PPT file to synthesize your code.

After you synthesize your design, you may have some information about the circuit. Fill in the following form.

Timing (slack)	Area (total cell area)	Power (total)
17.74	3554.046810	3.3897mW

Please attach your design waveforms.





Prob B-1: Practice fixed point


Design your Verilog code with the following specifications: Number format: unsigned numbers.


- c. The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.
- d. Follow the PPT file to synthesize your code.

After you synthesize your design, you may have some information about the circuit. Fill in the following form.

Timing (slack)	Area (total cell area)	Power (total)
19.47	79.418881	5.7195e-02mW

Please attach your design waveforms.





Prob B-2: Practice fixed point (signed)


Design your Verilog code with the following specifications: Number format: signed numbers.


- a. The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.
- **b.** Follow the PPT file to synthesize your code.

After you synthesize your design, you may have some information about the circuit. Fill in the following form

Timing (slack)	Area (total cell area)	Power (total)
19.35	319.541766	0.2261mW

Please attach your design waveforms.





Prob C: Performance comparison

Synthesize the 8*8-bit CLA multiplier implemented in Lab2 and the given 8*8-bit multiplier separately.

You should answer the following questions:

1. Determine the lowest achievable clock period for both, along with the corresponding area and power consumption.

	Clock	Timing (slack)	Area (total	Power (total)
	period		cell area)	
CLA	0.4	0.00	269.619846	0.1697mW
multiplier				
"*"operator	0.2	0.00	103.991041	6.6395e-02mW

2. Considering clock period and area, which structure has the better performance.

因為使用 "*"operator 的 multiplier 的 clock period 和 area 都比 CLA multiplier 的更小,所以使用 "*"operator 的 multiplier 有更好的 performance。

At last, please write the lessons learned from this lab session, or some suggestions for this lab session. Thank you.

我在這個 lab 中讓我學習到了如何進行 synthesize,這次的實驗的過程中有一步一步的執行 synthesize 並且完成 synthesize,並且將 synthesize 後的 verilog code 進行模擬並且通過,並且瞭解了 synthesize 之後得到 Clock period、Timing (slack)、Area (total cell area)、Power (total)這些數據的意義,學習到這些讓我受益良多,並且在完成這次的 lab 後讓我很有成就感。

Problem		Command
	Compile	% vcs -R ALU.v -full64
ProbA	Simulate	% vcs -R ALU_tb.v -debug_access+all-full64 +define+FSDB
	Synthesis	% vcs -R ALU_tb.v -debug_access+all -full64 +define+FSDB+syn
	Compile	% vcs -R fixedpoint.v -full64
ProbB-1	Simulate	% vcs -R fixedpoint_tb.v -debug_access+all -full64 +define+FSDB
	Synthesis	% vcs -R fixedpoint_tb.v -debug_access+all -full64 +define+FSDB+syn
	Compile	% vcs -R fixedpoint_s.v -full64
ProbB-2	Simulate	% vcs -R fixedpoint_s_tb.v -debug_access+all -full64 +define+FSDB
	Synthesis	% vcs -R fixedpoint_s_tb.v -debug_access+all -full64 +define+FSDB+syn

 $Appendix\,A: Commands\ we\ will\ use\ to\ check\ your\ homework$