



# University of Ioannina

Department of Electronics Engineering  
Computers & Information Technology

---

**Testing and Reliability of Electronic Systems**

---

---

**Spring Semester 2024**

---

---

**Scan Testing Circuit**

---

---

**Christos Dimitresis**

---

**4351**


**[cs04351@uoi.gr](mailto:cs04351@uoi.gr)**

---



Testing and Reliability of Electronic Systems

Scan Testing Circuit  
Contents



Contents

**Question 1.1 :** ..... 2

**Implementation of Testable-Ready Circuit Under Test.....**.....2

    Creating a Scan D- Flip Flop.....2

    Creating a Circuit Under Test (CUT)..... 3

    Creating a Testable-Ready Circuit Under Test (TRCUT)..... 5

**Question 1.2 :** ..... 9

**Testbench Implementation for TRCUT.....** ..... 9

    Testbench screenshots and explanation.....

    13 Explanation of operation of the scan chain for the first input vector -> “0000” ..... 18 **Question**

**1.3 :** ..... 25 **Time Scan**


**Testing.....** ..... 25



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit

### Question 1.1 : Implementation of TRCUT



## Question 1.1 : Implement Testable-Ready Circuit Under Test

### Creating a Scan D-Flip Flop

The code [code\\_snippet\\_01](#) creates a Scan D Flip Flop in VHDL language with the requested functionality to be used below in the circuit control with the Scan Testing method.

```
library IEEE; use
IEEE.std_logic_1164.all;

entity scanDFF is port( clock d_in serial_input          : in std_logic; in
                        q_out                          : std_logic;
                        selected_mode                   : in std_logic; : out
                                                           std_logic;
                                                           : in std_logic);

end entity?

architecture behavior of scanDFF is

    signal reg : std_logic := 'X';

begin

    process(clock) begin if

        rising_edge(clock) then case selected_mode is when '0' =>
            reg <= d_in; => reg <= serial_input; when
            '1' when others => reg <= 'X'; end case? end if? end
        process?

        q_out <= reg;


    end architecture?
```

code\_snippet\_01




# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.1 : Implementation of TRCUT



Compiling the [code\\_snippet\\_01](#) circuit in quartus results in the following circuit ([screen\\_01](#)) at the RTL level, which confirms the correctness of its design.



screen\_01

## Create Circuit Under Test (CUT)


The code [code\\_snippet\\_02](#) creates the requested CUT circuit

Compiling the [code\\_snippet\\_02](#) circuit in quartus results in the following design ([screen\\_02](#)) at the RTL level. Matching the quartus RTL-level design with the pronunciation image confirms the correctness of the circuit.



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.1 : Implementation of TRCUT



```

library IEEE; use
IEEE.std_logic_1164.all;

entity Circuit_Under_Test is port( a : in std_logic; b : in std_logic; c : in std_logic; d :
                                in std_logic; i : out
                                std_logic; j : out std_logic);

endentity?

architecture dataFlow of Circuit_Under_Test is

    signal e, f, g, h : std_logic;

begin


    -- First Level -- e <= a xor b; f <=
    c xor d; g <= a xor c; h
    <= b xor d;

    -- Second Level -- i <= e and f; j <=
    g or h?

end architecture dataFlow;

```

code\_snippet\_02




screen\_02



# Testing and Reliability of Electronic Systems


## Scan Testing Circuit

### Question 1.1 : Implementation of TRCUT



## Creating a Testable-Ready Circuit Under Test (TRCUT)


The code [code snippet 03](#) creates the TRCUT circuit in VHDL language with the speech functionality. The schematic below illustrates its topology. We're essentially concatenating the CUT we created earlier with 4 scanDFFs of the format we created earlier. That is, the TRCUT consists of the CUT connected appropriately with 4 scanDFFs which form the scan chain.





# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.1 : Implementation of TRCUT



```

library IEEE; use
IEEE.std_logic_1164.all;

entity Test_Ready_Circuit_Under_Test is port( clock
                                : in std_logic;
                                serial_input : in std_logic; selected_mode :
                                in std_logic; serial_output : out std_logic);

endentity?

architecture dataFlow of Test_Ready_Circuit_Under_Test is

    component scanDFF is port
        ( clock :
          in std_logic; d_in : in std_logic;
          serial_input : in std_logic;
          q_out : out std_logic; selected_mode :
          in std_logic

        );
    end component;

    component Circuit_Under_Test is port ( a, b,
        c, d : in
          std_logic; i, j : out std_logic

        );
    end component;

    signal i_signal, j_signal, dff_q_out_1, dff_q_out_2,
    dff_q_out_3, dff_q_out_4 : std_logic := 'X';

begin

    Circuit_Under_Test_inst : Circuit_Under_Test port map ( a =>
        dff_q_out_1,
        b => dff_q_out_2, c =>
        dff_q_out_3, d =>
        dff_q_out_4, i =>
        i_signal, j => j_signal


    );

```



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.1 : Implementation of TRCUT



```

scanDFF_S1 : scanDFF port
  map ( clock =>
        clock, d_in => j_signal,
        serial_input =>
        serial_input, q_out => dff_q_out_1,
        selected_mode => selected_mode

  );

scanDFF_S2 : scanDFF port
  map ( clock =>
        clock, d_in => i_signal,
        serial_input =>
        dff_q_out_1, q_out => dff_q_out_2,
        selected_mode => selected_mode

  );

scanDFF_S3 : scanDFF port
  map ( clock =>
        clock, d_in =>
        dff_q_out_3, serial_input =>
        dff_q_out_2, q_out => dff_q_out_3,
        selected_mode => selected_mode

  );

scanDFF_S4 : scanDFF port
  map ( clock =>
        clock, d_in =>
        dff_q_out_4, serial_input =>
        dff_q_out_3, q_out => dff_q_out_4,
        selected_mode => selected_mode

  );

serial_output <= dff_q_out_4;

end architecture?

```

code\_snippet\_03







# Testing and Reliability of Electronic Systems

## Scan Testing Circuit

### Question 1.1 : Implementation of TRCUT



Compiling the [code\\_snippet\\_03](#) circuit in quartus results in the [screen\\_03](#) design at the RTL level. Due to the simplicity of the circuit, visually we can easily conclude that it is identical to the design we made at the initial stage.




screen\_03



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.2 : TRCUT Testbench



## Question 1.2 : Testbench implementation for TRCUT

The following code ([code\\_snippet\\_04](#)) creates a testbench which serially loads scanDFFs with the truth table of CUT and following the scan testing method examines the correct operation of the circuit.

A detailed explanation of the simulation steps will be given by listing signal response snapshots after the testbench run

```

LIBRARY ieee ; LIBRARY
std ; USE
ieee.std_logic_1164.all ; USE ieee.std_logic_arith.all ;
USE ieee.std_logic_textio.all ; USE
ieee.STD_LOGIC_UNSIGNED.all ; USE
ieee.std_logic_unsigned.all ; USE std.textio.all ;

entity scan_testing_testbench is end entity;

architecture testbench of scan_testing_testbench is

    component Test_Ready_Circuit_Under_Test is
        port( clock
                : in std_logic;
            serial_input : in std_logic; selected_mode : in std_logic;
            serial_output : out std_logic

        );
    end component;

    signal serial_input, selected_mode, serial_output : std_logic := 'X'; signal clock : std_logic := '1';

    type std_logic_vector_array is array (0 to 15) of std_logic_vector(3 downto 0); signal truth_table : std_logic_vector_array;

    type std_logic_vector_array1 is array (0 to 15) of std_logic_vector(3 downto 0); signal serial_output_log : std_logic_vector_array1;


    signal tb_line: std_logic_vector(3 downto 0) := "0000";

```



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.2 : TRCUT Testbench



```

signal first_execution : boolean := true;

signal correct_circuit_output : std_logic := 'X';

signal test_bit : std_logic;

signal a,b,c,d,e,f,g,h,i,j : std_logic := 'X';

begin

DUT : Test_Ready_Circuit_Under_Test port map ( clock => clock,
    serial_input =>
        serial_input, selected_mode => selected_mode,
        serial_output => serial_output);

clock <= not clocked after 2.5 ns;

process is
beginning

    if first_execution then first_execution <= false;

    -- truth table initialization for i in 0 to 15 loop truth_table(i)
    <= tb_line; tb_line <= tb_line + '1'; wait
        for 5 ns? end loop?

    -- Checking serial is working wait for 2.5 ns?
    serial_input <= '0';
    selected_mode <= '1'; wait for 5
    ns?

    serial_input <= not serial_input; wait for 5 ns?

    serial_input <= not serial_input; wait for 5 ns?


    serial_input <= not serial_input; wait for 5 ns?

```



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.2 : TRCUT Testbench



```
serial_input <= 'X'; wait for 5 ns?
```

```
-- Scan Testing for i in 0 to
```

```
15 loop
```

```
  for j in 0 to 3 loop serial_input <=
```

```
    truth_table(i)(j); wait for 5 ns? end loop? selected_mode <=
```

```
    '0'; wait for 5 ns?
```

```
  selected_mode
```

```
  <= '1'; end loop?
```

```
serial_input <= 'X';
```

```
else
```

```
  wait for 5 ns?
```

```
endif? wait?
```

```
end
```

```
process?
```

```
process is
```

```
beginning
```

```
wait for 135 ns?
```

```
-- serial_output_log_fill for i in 0 to 15 loop
```

```
  for j in 0 to 3 loop serial_output_log(i)
```

```
    (j) <= serial_output; wait for 5 ns? end loop? --ignore last one bit from
```

```
    serial wait for 5 ns? end
```

```
  loop?
```

```
--- results confirmed
```

```
for i in 0 to 15 loop a <= truth_table(i)
```

```
  (3); b <= truth_table(i)(2); c <=
```

```
  truth_table(i)(1); d <= truth_table(i)(0);
```

```
wait for 5 ns?
```


```
e <= a xor b; f <= c
```

```
xor d;
```



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.2 : TRCUT Testbench



```

g <= a xor c; h <= b
xor d;

wait for 5 ns?

ii <= e and f; j <= g or h?

wait for 5 ns?

if (serial_output_log(i)(3) = j) and (serial_output_log(i)(2) = ii)
then
    correct_circuit_output <= '1'; else correct_circuit_output <=
'0';
    endif?

wait for 5 ns? end loop?

correct_circuit_output <= 'X'; wait? end process?

end architecture?


```

code\_snippet\_04



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.2 : TRCUT Testbench



## Testbench screenshots and explanation


The signals we are interested in in our simulation are the following:

- **clock** : Its clock signal for TRCUT. A clock period of 5 ns is selected and the clock starts initialized to logic '1'. So in our simulation starting from time  $t = 5$  ns and every 5 ns thereafter, a positive edge of the clock is assigned.
- **selected\_mode** : The signal that determines the operation of the scan chain. When the signal is set to logical '0' and we are on a positive edge of the clock, the DFFs that make up the scan chain either take as input D the outputs of the circuit (CUT) or recycle the value I already had. Specifically since our circuit has 2 outputs and the scan chain has 4 scanDFFs, **when selected\_mode is at logical '0' the first DFF in the chain is selected to accept as input the value of signal j, the second scanDFF to accept as input the value while the remaining two recycle their value.** When the signal of signal i has ,  
been set to logic '1' , a right shift of the logical values found is performed stored in the respective flip-flop.
- **serial\_input** : The signal whose logical value is connected to the serial input of the first scanDFF, i.e. to the input of the scan chain. Through this signal we load the scan chain with the desired logical values.
- **serial\_output** : The signal whose logical value corresponds to its serial output scan chain, i.e. at the Q output of the last scanDFF of our serial chain. Through this signal we get the responses of our circuit which we will use to confirm its operation in a second time.
- **truth\_table** : This signal is essentially a 16-place table of 4-bit signals. As the name suggests it is used to generate all possible input combinations for our circuit and load them through it into the scan chain to test the correct operation of the CUT.
- **scanDFFregs**: This signal groups all the scanDFFs in our scan chain with the order they are in the scan chain, so that we visually see them as a 4-bit register and can easily see which input vector to our circuit is loaded into the scan chain at any given time but also whether the cut responses were saved at the desired time successfully into the scan chain.



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.2 : TRCUT Testbench



- **serial\_output\_log** : This signal is essentially a 16 position table which stores the logic values of the serial output of the scan chain so that the responses of our circuit can be verified later. What the values it stores correspond to and how they are collected will be explained later.
- **correct\_circuit\_output** : This signal is used to indicate that the values that collected by the scan chain as a result of loading it with the truth table of CUT are correct. Specifically, when the scan testing is finished and the responses of the CUT from the scan chain have been collected, we compare the results we collected from the scan chain with the outputs of the CUT accepting as input the same vectors that we loaded into the scan chain. If the responses of the CUT for the same vector as input are identical, we set the signal in question to logical '1', otherwise we set it to logical '0'. What is obviously required is that the specific signal for all the comparisons that will be made is at logical '1'.

In the following, snapshots of the circuit simulation using testbench will be presented.



All snapshots come from the same simulation and each is a continuation in time of the previous one.

The scale of the simulation has been chosen to have a step of 5 ns (each white line) to coincide with the operating period of the clock and to make it easy to visually understand what happened.



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.2 : TRCUT Testbench



Snapshot 1

The screenshot above shows the beginning of our simulation. From time  $t_0 = 0\text{ns}$  to time  $t_1 = 75\text{ns}$  the truth table of our circuit is created and stored in the truth table signal as an array of `std_logic_vectors(3 downto 0)`.



In [code\\_snippet\\_04](#) at the point under the comment `#truth table initialization` is the code corresponding to the above operation.





# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.2 : TRCUT Testbench



Snapshot 2

In the above snapshot at the time  $t = 80$  ns the creation of the truth table has been completed. Next step is to check if the right shift of our scan chain is working properly before we load the truth table and start scan testing.

Arah:

At time  $t = 82.5$  ns we set `selected_mode <= '1'` and the signal connected to the serial input of the scan chain to `serial_input <= '0'`.


So at the next positive edge of the clock at the time  $t = 85$  ns the logical values of the `serial_input` signal will start to be loaded into the scan chain.

With suitable changes of the `serial_input` signal (with a phase difference of 2.5 ns from the positive edge of the clock) we load the logical vector "1010" into the scan chain which becomes evident by observing the logical values stored due to the right shift inside the `scanDFFregs` signal after 4 clock cycles.



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.2 : TRCUT Testbench



After this vector of 4 bits is loaded we set `serial_input<='X'` for 5 ns (ie for a positive clock edge) in order to single it out and see it serialized out of the scan chain. In [code\\_snippet\\_04](#) at the point under the comment `#Checking serial is working` is the code corresponding to the above operation.

---

-----

After the 5 ns where the serial input `<= 'X'` (at the time `t= 107.5 ns` i.e. ) and while it remains in the selected mode `<= '1'` (right shift) and after we visually confirmed that the scan chain regarding the serial shift works as expected, we start loading into the scan chain bit by bit vector rows of the truth table we made earlier.


For each vector of the truth table of the 4th bits per 5ns and having a phase difference with the clock of 2.5 ns, we set the `serial_input` to be equal to each bit of this vector starting from the least significant bit, i.e. we load serially from right to left each truth table vector.

In order to understand the operation of the scan chain, the loading of the logic vector '0000' into the scan chain, how the response of the CUT is recorded and how the result is output to the outside for processing in a second will be explained step by step time.



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.2 : TRCUT Testbench



Scan chain operation explanation for first input vector -> "0000"

**1. Positive clock edge at time  $t = 110$  ns**

- The first bit of the vector "0000" is loaded to the right slip in scan chain.

**2. Positive clock edge at time  $t = 115$  ns**

- The second bit of the vector "0000" is loaded to the right slip in the scan chain.

**3. Positive clock edge at time  $t = 120$  ns**

- The third bit of the vector "0000" is loaded to the right slip in the scan chain.

**4. Positive clock edge at time  $t = 125$  ns**

- The fourth bit of the vector "0000" is loaded to the right slip in scan chain.

**5. Time instant  $t = 127.5$  ns**

- We change the selected\_mode signal to logical '0' so that on the next positive edge of the clock we collect and store the response of the CUT in the first 2 scanF of the scan chain.

**6. Positive clock edge at time  $t = 130$  ns**

- The scan chain is updated with the result of the circuit response. In the first scanDFF (having as a reference point the input of the scan chain) the value of the output j of the CUT is stored, while in the second the value of the output i. In the remaining 2 scanDFFs, their value has simply been recycled. • Because, as will be seen later, the output of CUT when it accepts as input the logical vector "0000" (that is, when  $a=b=c=d= '0'$ ) is  $j = 0$  and  $i = 0$  does not show any visual change in values stored in the scanDFFregs signal, but the first 2 zeros correspond to the response of the CUT and are not the values of the input vector!


**7. Time instant  $t = 132.5$  ns**

- We change the selected\_mode signal to logical '1' so that at the next positive edge of the clock the next line of the truth table will start to be loaded while at the same time it will start to go out of the scan chain with a right shift at least significant bit of the first vector of the truth table "carrying" in the first 2 bits the response of the circuit to it. That is, every 4 bits that come out of the scan chain, the first 2 in the output vector are the response of the CUT to some vector that it received as input.



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.2 : TRCUT Testbench



### 8. Time instant $t = 135$ ns

- At this point the process is repeated


followed previously, again starting from step 1, with the next truth table vector as input in the chain, i.e. "0001" until we have loaded all the truth table vectors required for a 4-input circuit.

With proper synchronization in our test bench, we have taken care of the positive edge of the clock at the time  $t = 135$  ns and to store in the signal `serial_output_log` the serial output of after,

of the scan chain at every positive edge of the clock except for the positive edge of the clock at every moment when the chain is in `capture_mode` and thus it does not shift to the right, but the previous value that it had at the last scanDFF as output again remains constant. That is, in practice, only when a right shift is made do we store the output of the scan chain.

In [code snippet 04](#) at the point after the comment `#serial_output_log_fill` is the code corresponding to the above operation.

The image below shows in detail how the serial output of the scan chain is stored in the `serial_output_log` vector, but also how the signal at its output is ignored for one clock cycle, when we are in capture mode.




Snapshot 4




# Testing and Reliability of Electronic Systems


## Scan Testing Circuit Question 1.2 : TRCUT Testbench



The following screenshots show the operation of the scan chain, performing all the functionality mentioned earlier, for all the remaining truth table vectors.



Snapshot 5





Snapshot 6






# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.2 : TRCUT Testbench



Snapshot 7




Snapshot 8



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.2 : TRCUT Testbench



At the time  $t = 500$  ns we notice that the last vector of the truth table has been loaded into the scan chain, while at the time  $t = 525$  ns all the vectors of interest have been “exited” and collected from the scan chain.

To make it more obvious where the scan chain stops accepting truth table vectors as input, after the last vector “1111” we set the serial input of the scan chain to accept the signal 'X' as input.

Finally with code in the testbench we compare the responses of the scan chain with the expected responses of the circuit and if the result is correct we set the signal `correct_circuit_output` to logical '1'.

In [code snippet 04](#) at the point under the comment `#results confirmation` is the code corresponding to the above operation.



From the moment  $t = 550$  ns to the moment  $t = 855$  ns (time i.e. equal to the time it took to verify all the logic values of the truth table with the responses of the circuit from the `seria_output_log` table) the `correct_circuit_output` signal remains constantly at logical 1, which indicates the correctness of our scan chain and also of the emulation.

For visual reasons, after verification is complete the `correct_circuit_output` signal is set to 'X'.




# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.2 : TRCUT Testbench



Snapshot 9



Snapshot 10








# Testing and Reliability of Electronic Systems

## Scan Testing Circuit

### Question 1.2 : TRCUT Testbench



Snapshot 11




Snapshot 12



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.3 Scan Testing Time



### Question 1.3 : Scan Testing Time

Given the previous questions we can conclude that a scan chain to perform a health check of a circuit using its truth table takes time:

$$t = t_1 * t_2 + t_3$$

Where

$$t_1 = 2^{(\text{Number\_of\_CUT\_Inputs})}$$

Number of columns of the truth table.

$$t_2 = \text{clock\_cycle} * (\text{Number\_of\_CUT\_Inputs} + 1)$$

Clock cycles required to load one line of the truth table into the scan chain plus one clock cycle corresponding to the capture of the line.


$$t_3 = \text{clock\_cycle} * \text{Number\_of\_CUT\_inputs}$$

Clock cycles required to output the last line of the truth table (which will also contain the response of the circuit within it) from the scan chain.



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit Question 1.3 Scan Testing Time



For clock frequency = 10 Mhz =  $10^6$  \* 10 Hz we have clock period  $t = 1/10^6$  \* 10 second =  $10^{-7}$  seconds = 100 ns clock period.

Using the above formula it easily follows if N = number of circuit inputs that:

$$N=10 \Rightarrow \text{Scan testing time} = 2 \cdot 10^7 * (10 + 1) + 10^7 * 10 = 0.0011274 \text{ s}$$

$$N=20 \Rightarrow \text{Scan testing time} = 2 \cdot 20^7 * 10 * (20 + 1) + 10^7 * 20 = 2.2020116 \text{ s}$$

$$N=30 \Rightarrow \text{Scan testing time} = 2 \cdot 30^7 * 10^7 * (30 + 1) + 10^7 * 30 = 3328.59965 \text{ s}$$

$$N=40 \Rightarrow \text{Scan testing time} = 2 \cdot 40^7 * 10^7 * (40 + 1) + 10^7 * 40 = 4507997.6738856 \text{ s}$$

It is obvious that for N > 20 inputs in a circuit or examination of all the vectors of its truth table with the scan testing method ends up being impractical due to time.



# Testing and Reliability of Electronic Systems

## Scan Testing Circuit

### Question 1.3 Scan Testing Time

