

2022/01/06 - 1 - Version 0.3



Table of Contents

REVISION HISTORY	4
FEATURES	5
GENERAL DESCRIPTION	A A
BLOCK DIAGRAM	
PIN CONFIGURATION	15
PIN CONFIGURATION	16
1. FC-CSP 437	16
PIN DESCRIPTIONS	18
 NT98530 437 PINS System interface (10) 	19
2.1. System interface (10)	19
2.2. RTC & Power Button Controller (11)	19
2.2. RTC & Power Button Controller (11)	
2.4. DRAM interface (79)	20
2.5. Sensor interface (62)	
2.6. PWM and Peripheral I/O (35)	25
2.7. Memory Card interface (26)	26
2.8. LCD interface (31)	28
2.9. Dedicated I/O (9)	30
2.10. ADC interface (4)	31
2.11. Audio Codec(7)	31
2.12. HDMI (11)	31
2.13. MIPI DSI (11)	32
2.14. USB device interface (8)	32
2.15. Power (128)	33
PACKAGE INFORMATION	
3. FC-CSP-437, 15 x 15 MM^2	35






2022/01/06 - 3 - Version 0.3



Revision History

Rev.	Date		Contents
V0.1	2021/07/11	draft	
V0.2	2021/09/11	draft	4
V0.3	2022/01/06	Add pin description	4
			, Y
			1



2022/01/06 - 4 - Version 0.3



Features

■ High Performance 32-bit CPU □ Quad Core ARM® Cortex™ A53 □ NEON™ and FPU acceleration □ 32 KB instruction cache, 32 KB data cache and 512 KB L2 cache ☐ Embedded ICE makes firmware debugging easier **■ Power Management features** ☐ Firmware configurable operating frequency of each functional block to meet best power budget ■ Integrated Clock Generator □ Internal PLL with spread spectrum capability □ 12MHz system □ 32768Hz RTC oscillator ■ Scalable Memory Bus Architecture □ One 32-bits DDR4/LPDDR4/LPDDR4X SDRAM interface, supporting up to 16Gb+16Gb □ DRAM operating data rate up to DDR4 3200/LPDDR4/LPDDR4X 3733(TBD) □ Sensor Interface Engine □ Support high speed serial interface like MIPI/sub-LVDS /HiSPi up to 12 channels and 5 clocks $(5C12D): 1C4D(2.5G) + 2C4D(1.5G) \times 2$ Support parallel sensor interface Input ☐ Support maximum input width up to 8188 □ BT.601/656(8-bit)/BT.1120 x2 □ Support 12-bit sensor data input □ Support companding HDR sensor ☐ Built-in color pattern generation □ Sensor black level clamping □ Efficient defect concealment algorithm ☐ Flexible image analysis flow for AE, AWB purpose □ Programmable histogram analysis In-pipeline color shading compensation technology

Support up to 3 HDR sensor (Two HDR with 3 frames or three HDR with 2 frames)

□ Support EIS with gyro-sensor input□ Support RGBIr4x4, RCCB format

□ Support up to 8Mp75 or 640M pixel/sec for typical case



	Support h/w motion detection to wake up system
	Support additional digital gain up to 256x
	Support DVS sensor
	Support Bayer scaling down
	Support PDAF sensor
□ Ir	mage Processing Engine
	Support up to 8Mp75 or 600M pixel/sec for typical case
	Support maximum resolution up to 8188x8188
	Support on-line mode direct from Sensor Interface Engine
	Support bayer input compression
	Support YUV output compression
	Support 3 frames HDR with ghost reduction
	Support crop and H/V flip
	Support dynamic defect pixel concealment
	Powerful temporal and spatial noise reduction technology
	In-pipeline lens shading compensation technology
	Support radial crop
	Wide dynamic range (WDR) for global/local illumination enhancement
	Proprietary advanced anti-alias CFA color interpolation for Bayer and RGBIr4x4
	False color suppression
R	In-pipeline geometric distortion correction
	In-pipeline color aberration correction
	R/G/B Gamma LUT
	Advanced edge rendering control and continuity enhancement
	Specific color control technology (Patented)
	Brightness/contrast and hue/saturation adjustment
	High precision color correction matrix for sRGB or specific color requirement
	Support defog function
	Support purple fringe reduction
0	Support advanced motion compensated temporal filtering (MCTF) for efficient video noise
	reduction
	Support local contrast enhancement
□ V	ideo Processing Engine
	Two VPE engines: VPE and VPE lite

2022/01/06 - 6 - Version 0.3



□ Support maximi	um performance up to 4Kp30 for both VPE and VPE lite
□ Support geome	tric distortion correction
□ Support 257x25	57 2DLUT warping
□ Support sharpe	n after distortion correction
□ VPE support 4 :	sets scaling output and VPE lite support 1 set scaling output
☐ Support YUV or	utput compression
□ VPE lite suppor	t PTZ function
□ DRE (Decompos	ition & Reconstruction Engine)
□ Pyramid image	fusion for image stitching usage
□ Stereo Depth E	ngine
□ Support maximum	um image size up to 1080p20
□ Support depth r	map by input left and right image
□ Support max 64	disparity (0~63)
□ Support sub-pix	rel accuracy
□ Support confide	ence map
□ Image Manipula	ation Engine
□ High quality ant	i-aliasing scaling engine from 1/16x to 32x
□ Support 4 sets s	scaling output
Path 1: 420 s	eparate planar and YUV420
Path 2/3/4: Y	UV420 and YUV422
□ Support 8 sets	privacy mask
Maximum 20	48x2048 pixel
■ High Performan	nce Image/Video DSP
□ CEVA Senspro	DSP
□ Computing Cap	ability, 0.5T neural network computing performance
512 8x8 MAC	s per cycle
128 8x16/16x	8 MACs per cycle
128 16x16 M	ACs per cycle
16 32x32 MA	Cs per cycle
32 single-pre	cision FP MACs per cycle
64 half-precis	sion FP MACs per cycle
□ Fixed-point & flo	pating-point operations for scalar/vector engine
□ Internal data me	emory 512K & Internal program memory 32K & I cache 128K
□ DLA module	



DLA engine with computing power up to 2.0 TOPS
NUE Network utility engine to accelerate post-processing and classification tasks
NUE2 Network utility engine to accelerate pre-processing tasks
omputer Vision Acceleration
IVE General intelligent video analysis operation
DIS Digital image stabilization and object tracking engine
TRKE tracking engine supports optical flow feature point tracking
MDBC Motion detection and background construction engine
CD Display
Supports two independent video outputs
IDE0 4Kp60
IDE1 1080p60
Support one HDMI 2.0, up to 4Kp60 outputs
High performance scaling up/down engine, programmable gamma correction, color transform and
color management for LCD display
Two video windows(YUV422 / YUV420 UVPack)
One OSD windows(8bit palette with alpha plane / ARGB4444 / ARGB1555 / ARGB8565 /
ARGB8888)
Programmable width & height to meet LCD resolution exactly
Support digital LCD for 8bit-Serial-RGB, 6bit-Serial-RGB, 8bit-Serial-YUV, 16bit YUV, Memory
(MCU) and MIPI-DSI interface (1/2/4 data lane & 1 clock lane)
Support RGB565/RGB666/RGB888 parallel interface
Support 16-bit RGB interface.
Support Flip function
Support rectangle about 16 (Face detection rectangle)sets with global alpha
Support output YUV (422/420) data to dram(not including data in video2 path)
Support digital interface BT.601/BT.656/BT.1120 output port (8bits Double-Data-Rate capable)
Support progressive to interlace
Support YCC 420 compress input
Support programmable 64x64 hardware cursor
Support display and write back to DRAM
LCD / Digital video out
raphic Engine
Geometric operation including mirror, flip and rotation



		Arithmetic operation including addition, subtraction, color keying, logic operation and alpha
		blending
		OSD blending on YUV
		RGB invert
		Rotate 90/180/270 degrees
		Horizontal/ Vertical Flip
		Support YCC compress/decompress
		rue Random Number Generator
		Generate true random number
		32-bits Random number generator
	Vi	ideo CODEC
		Support H.264/AVC codec BP/MP/HP, level 5.2
		Support H.265/HEVC codec MP, level 5.1
		Support encoding with performance up to 8-megapixel@60fps main stream + 720p@30fps sub
		stream
		Support decoding with performance up to fullHD@240fps
		Support picture resolutions up to 8192x8192 Support low latency video encoding
		Support post sharpen
		Support CBR, VBR and Macro block QP table
		Support adaptive quantization
	P	Support frame rotation by 90, 180 and 270 degrees
		Support ROI (10 sets) enhancing picture quality
		Support OSG function
		Support video format MP4, AVI, MOV
		Support full frame still capture while video recording
	H	/W Audio CODEC
		stereo 16-bits ADC audio recording
		stereo 16-bits DAC audio playback (only mono output)
		Programmable ALC / Noise Gate (for recording)
1		Audio sampling rate: 8K, 11.025K, 12K, 16K, 22.05K, 24K, 32K, 44.1K, 48KHz
		Support dual microphone inputs
		Support 4-channel Digital microphone (MEMS-microphone) inputs
	JI	PEG CODEC
		Supports Motion JPEG 8 megapixel@60fps encoding


2022/01/06 - 9 - Version 0.3



	Max. pixel clock 480Mpixel / sec
	Support ISO/IEC 10918-1 baseline JPEG compression/decompression.
	Still image maximum resolutions will be up to 64Kx64K pixels
	Support encoder input format 420 and output format 2h11/411
	Support Encode/Decode rotation mode of 90, 180, 270 degree
	Support Encode/Decode mode, rotate 90, 180, 270 degree
	Support decode scaling 1/2, 1/4, 1/8 for width and height
	Support OSG
	Support Mask
I D	igital Audio Interface
I	Contains 2 DAI
I	Support 2 I2S codec interface
I	Support 1CH/2CH playback to HDMI(DAI2)
I D	ual Graphic-based OSD (OSG)
	Support 1/2/4-bit palette and ARGB(1555/4444) & RGB565 format / Color key
	Support 2 layers OSD
	Fixed OSD layer priority (top to down: OSD1->OSD2->Image)
	Support max. size up to 8192x8192(H.264/H.265) per layer(depend on encoder)
	Support Codec video encode OSD function
	Support up to 16 regions per layer
P	Support Pixel alpha (ARGB1555, ARGB4444 and Palette) and Global alpha (RGB565)
	Support OSD QP
S	torage Memory Controller
	Three SD/MMC Controllers for SD card, MMC and SDIO devices
	SDIO/SDIO2 support SD memory card protocol ver3.0 and SDIO protocol ver3.0
	SDIO3 support eMMC protocol ver5.1, SD memory card protocol ver3.0 and SDIO protocol
	ver3.0
	Support UHS-I: UHS50 (Max. freq. 160MHz)
	Hot insertion/removal for SD/MMC Card
	Built-in generation and checks for CRC data
U	SB 2.0
	Fully compliant with USB2.0 device/host (1 set)
	Support Control / Isochronous / Interrupt and Bulk transfer
	Support PC camera mode



■ USB 3.0



- □ Support IPv4/IPv6/TCP/UDP/ICMP checksum offload
- □ Support TSO (TCP Segmentation Offload)
- □ Support UFO (UDP Fragmentation Offload)
- □ Support external PHY with RMII/RGMII
- Embedded temperature sensor for obtaining the internal chip temperature.

■ On-chip Boot Strap Loader

- □ Built-in on-chip mask ROM
- □ User program can be stored in NAND-type flash and external static memory is not necessary
- On-chip mask ROM can be disabled

2022/01/06 - 11 - Version 0.3



□ System can boot from SPI NOR/ NAND flash, memory cards, eMMC, Ethernet

■ Voltage Power Supply

- □ 0.95V core logic voltage (TBD)
- □ 1.2V for DDR4, 1.1V for LPDDR4, 1.1V/0.6V for LPDDR4X
- □ 1.8V I/O interface and analog circuit voltage
- □ 3.3V I/O interface and analog circuit voltage

■ Package

□ NT98530BG: 437 ball FC-CSP 15x15 mm^2





General Description


Novatek NT98530 is a highly-integrated SoC with high image quality, low bitrate, low power consumption, targets on 8Mp60 Edge-Computing IP camera application. The SoC integrates ARM Quad Cortex A53 CPU core, new generation ISP, H.265/H.264 video compression encoder, DSP, high performance hardware DLA module, graphic engine, dual display controller, Ethernet GMAC, USB3.0 and USB 2.0 Host/Device, audio codec, RTC and SD/SDIO 3.0 to provide best cost performance Edge-Computing IP camera solution.



2022/01/06 - 13 - Version 0.3



Block Diagram





Pin Configuration

П	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	П
А	GND	DDR1_DQL2 /DQ5_B	DDR1_DQL6 /DQ4_B	DDR1_DQU 4/DQ8_B	MC10	мсо	P_GPO34	HSI1_D1P	HSI1_D3P	HSI1_CKOP	HSI1_DOP	HSI1_D2P	HSI2_D7P	HSI2_CK3P	HSI2_CK2P	HSI2_CK0P	HSI2_CK1P	HSI2_D3P	S_GPIO3	S_GPIO4	S_GPIO7	GND	А
В	DDR1_DQL0 /DQ7_B	DDR1_DQL4 /DQ6_B	DDR1_DQU 6/DMI1_B	GND	MC9	MC1	SYS_RSTO#	HSI1_D1N	HSI1_D3N	HSI1_CKON	HSI1_DON	HSI1_D2N	HSI2_D7N	HSI2_CK3N	HSI2_CK2N	HSI2_CKON	HSI2_CK1N	HSI2_D3N	S_GPIO2	S_GPIO5	S_GPIO11	S_GPIO13	В
С	DDR1_DQSL t/DQS0_t_B	DDR1_DQSL c/DQS0_c_B	DDR1_DMU n/DQ14_B	DDR1_DQU 0/DQ15_B	MC8	MC2	P_GPIO30	P_GPIO27	P_GPIO24	GND	P_GPIO32	P_GPIO33	HSI2_D6P	HSI2_D5P	HSI2_D4P	HSI2_DOP	HSI2_D1P	HSI2_D2P	S_GPIO1	S_GPIO6	S_GPIO12	S_GPIO14	С
D	DDR1_DQL7 /DQ0_B	GND	DDR1_DQU 2/DQ9_B	GND	мс7	MCS	P_GPIO31	P_GPIO26	P_GPIO25	P_GPIO22	P_GPIO20	P_GPIO21	HSI2_D6N	HSI2_D5N	HSI2_D4N	HSI2_DON	HSI2_D1N	HSI2_D2N	S_GPIO10	S_GPIO17	S_GPIO16	S_GPIO15	D
Е	DDR1_DQL1 /DQ1_B	DDR1_DML n/DMI0_B	DDR1_DQS Ut/DQS1_t_ B	DDR1_DQS Uc/DQS1_c _B	MC6	MC4	MC3	P_GPIO29	P_GPIO28	P_GPIO23	HSI1_REXT			S_GPIO0	GND	S_GPIO8	S_GPIO9	S_GPIO18	S_GPIO20	S_GPIO21	S_GPIO22	S_GPIO23	Е
F	DDR1_DQL5 /DQ3_B	DDR1_DQL3 /DQ2_B	DDR1_DQU 7/DQ10_B	DDR1_DQU 3/DQ11_B	DDR1_DQU 1/DQ13_B		ЕТР										S_GPIO19	S_GPIO26	S_GPIO25	S_GPIO24	P_GPIO4	P_GPIO10	F
G	GND	DDR_A3	DDR_ODT	GND	DDR1_DQU 5/DQ12_B		AVDDK_DD R	VDDM_MC	VDD18_MC P2	VCC33_PIO 2	AVDDK_HSI 1	AVDD18_HS I1	AVDD18_HS I2	AVDDK_HSI 2	VDD18_SNP 1		P_GPIO3	P_GPIO0	P_GPIO5	P_GPIO8	P_GPIO9	P_GPIO11	G
н	DDR_WEn	DDR_ACTn	DDR_A10	DDR_A1	DDR_A12		VDDQX_DD R	GND	GND	GND	GND	GND	GND	GND	VDDM_SN		P_GPIO2	P_GPIO1	P_GPIO6	P_GPIO7	P_GPIO12	P_GPIO13	н
J	DDR_CK1t	DDR_CK1c	DDR_A9	DDR_CKE1	GND		VDDQ_DDR	GND	VDDK1	VDDK1	VDDK1	VDDK1	VDDK1	GND	VDDM_PIO 1		P_GPIO17	P_GPIO18	P_GPIO19	P_GPIO15	P_GPIO16	P_GPIO14	J
к	DDR_BG0	GND	DDR_A4	DDR_A13	DDR_CS1n		VDDQ_DDR	GND	VDDK1	VDDK1	VDDK1	VDDK1	VDDK1	GND	SD2_CAP		VCC33_LDO 2	MC23	MC22	MC20	MC21	MC19	К
L	DDR_A2	DDR_A11	DDR_BA1	DDR_CKE0	DDR_A7		AVDD18_LD O_DDR	GND	VDDK1	VDDK1	VDDK	VDDK	VDDK1	GND	SD1_CAP	VDD18_SDS N		MC18	MC17	MC15	MC14	MC16	L
м	DDR_A5	GND	DDR_CASn	DDR_TEN	GND		VDDQX_DD R	GND	VDDK1	VDDK1	VDDK	VDDK	VDDK1	GND	VDD18_ADC		MC13	MC11	AD_IN1	AD_IN0	AD_IN3	AD_IN2	м
N	DDR_CK0t	DDR_CK0c	DDR_VREF	GND			VDDQ_DDR	GND	VDDK1	VDDK	VDDK	VDDK	VDDK	GND	VCC33_RTC		VDD18_VBA T	MC12	RESET#	PWR_EN2	XTAL_RTCO	XTAL_RTCI	N
Р	GND	DDR_A8	DDR_BG1	DDR_ZQ_TE ST			VDDQ_DDR	GND	GND	GND	GND	GND	GND	GND	AVDD18_M PLL	AVDD18_M PLL	PWR_SEQ1	PWR_SW3	PWR_SW4	PWR_SEQ0	PWR_SEQ2	PWR_EN3	Р
R	DDR_A0	DDR_RESET n	DDR_RASn	DDR_CSOn			VDDQX_DD R	AVDD18_A U	AVDDK_DSI	AVDD18_H DMI_1			GND_ARMP LL	VCC33_STB C	AVDD18_U3	GND	VDD18_STB C	PWR_SW2	PWR_SW1	GND_MPLL	XTAL_SYSO	XTAL_SYSI	R
т	DDR_A6	DDR_BA0	GND	DDR0_DQU 7/DQ11_A			AVDDK_DD R	AVDD18_AA D	AVDD18_DS I	AVDD18_H DMI_2		VDD18_LD	AVDD18_AR MPLL	VCC33_U2	AVDD18_U2	AVDDK_U3	VDDK_STBC	STBC_PWR1	JTAG_TMS	TESTEN	STBC_RST	JTAG_TDO	т
U	GND	DDR0_DML n/DQ3_A	DDRO_DQU 5/DQ13_A	DDRO_DQU 3/DQ10_A	DDR0_DQU 1/DQ12_A	AUD_VCM				GND							STBC_PWR2	STBC_RSTO	STBC_PWR0	JTAG_TDI	JTAG_TCK	JTAG_TRST	U
v	DDR0_DQL1 /DQ2_A	DDR0_DQL5 /DQ1_A	DDR0_DQS Ut/DQS1_t_ A	DDRO_DQS Uc/DQS1_c _A	GND	LCD1	LCD0	AGND_DSI	LCD3	LCD5	LCD7	LCD8	LCD10	LCD30	LCD29	HDMI_HPD	HDMI_I2C_S DA	HDMI_I2C_S CL	D_GPIO4	D_GPIO8	D_GPIO7	D_GPIO6	v
w	DDR0_DQL3 /DMI0_A	GND	DDR0_DQL7 /DQ0_A	DDRO_DQU 6/DQ14_A	LINE_OUT_L	LCD2	DSI_D3P	DSI_DOP	LCD4	LCD6	HDMI_TX0N	LCD11	HDMI_TX2N	LCD26	LCD25	LCD27	LCD28	LCD23	D_GPIO1	USB3/SATA _TXP	D_GPI00	D_GPIO5	w
Υ		DDR0_DQSL c/DQS0_c_A	DDR0_DMU n/DQ15_A	DDR0_DQU 0/DMI1_A	LINE_OUT_R	AGND_AUD	DSI_D3N	DSI_DON	DSI_GPIO10	GND	HDMI_TX0P	GND	HDMI_TX2P	LCD13	LCD15	LCD24	LCD22	LCD21	GND	USB3/SATA _TXN	GND	D_GPIO2	Υ
АА	DDR0_DQL2 /DQ7_A	DDR0_DQL6 /DQ6_A	DDR0_DQU 2/DQ9_A	GND	MIC_L_INP	MIC_R_INP	DSI_D1P	DSI_CKP	DSI_D2P	HDMI_TXCN		HDMI_TX1N		LCD14	LCD16	LCD20	LCD18	USB2_DP1	USB2_DP0		USB3/SATA _RXP	D_GPIO3	AA
АВ	GND	DDR0_DQL0 /DQ5_A	DDR0_DQL4 /DQ4_A	DDR0_DQU 4/DQ8_A	MIC_L_INN	MIC_R_INN	DSI_D1N	DSI_CKN	DSI_D2N	HDMI_TXCP		HDMI_TX1P		LCD9	LCD12	LCD17	LCD19	USB2_DM1	USB2_DM0		USB3/SATA _RXN	GND	AB
Ш	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	Ш



Pin Configuration

1.

FC-CSP 437

Pin	Pin Name	Pin	Pin Name	Pin	Pin Name	Pin	Pin Name
A1	GND	F3	DDR1_DQU7/DQ10_B	L22	MC16		JTAG_TDI
A2	DDR1_DQL2/DQ5_B	F4	DDR1_DQU3/DQ11_B	M1	DDR_A5	U21	JTAG_TCK
A3	DDR1_DQL6/DQ4_B	F5	DDR1_DQU1/DQ13_B	M2	GND	U22	JTAG_TRST
A4	DDR1_DQU4/DQ8_B	F7	ETP	М3	DDR_CASn	V1	DDR0_DQL1/DQ2_A
A5	MC10	F17	S_GPIO19	M4	DDR_TEN	V2	DDR0_DQL5/DQ1_A
A6	MC0	F18	S_GPIO26	M5	GND	V3	DDR0_DQSUt/DQS1_t_A
A7	P_GPO34	F19	S_GPIO25	M7	VDDQX_DDR	V4	DDR0_DQSUc/DQS1_c_A
A8	HSI1_D1P	F20	S_GPIO24	M8	GND	V5	GND
	HSI1_D3P	F21	P_GPIO4	M9	VDDK1	V6	LCD1
	HSI1_CK0P	F22	P_GPIO10	M10	VDDK1		LCD0
A11	HSI1_D0P	G1	GND	M11	VDDK	V8	AGND_DSI
A12	HSI1_D2P	G2	DDR_A3	M12	VDDK	V9	LCD3
A13	HSI2_D7P	G3	DDR_ODT	M13	VDDK1	V10	LCD5
A14	HSI2_CK3P	G4	GND	M14	GND	V11	LCD7 🔨
A15	HSI2_CK2P	G5	DDR1_DQU5/DQ12_B	M15	VDD18_ADC	V12	LCD8
	HSI2_CK0P	G7	AVDDK_DDR	M17	MC13		LCD10
	HSI2_CK1P	G8	VDDM_MC		MC11		LCD30
	HSI2_D3P	G9	VDD18_MCP2		AD_IN1		LCD29
	S_GPIO3	G10	VCC33_PIO2		AD_IN0		HDMI_HPD
	S_GPIO4	G11	AVDDK_HSI1		AD_IN3		HDMI_I2C_SDA
	S_GPIO7		AVDD18_HSI1	M22	AD_IN2		HDMI_I2C_SCL
	GND	G13	AVDD18_HSI2	N1	DDR_CK0t		D_GPIO4
	DDR1_DQL0/DQ7_B		AVDDK_HSI2	N2	DDR_CK0c		D_GPIO8
	DDR1_DQL4/DQ6_B		VDD18_SNP1	N3	DDR_VREF		D_GPIO7
B3	DDR1_DQU6/DMI1_B		P_GPIO3	N4	GND		D_GPIO6
B4	GND		P_GPIO0	N7	VDDQ_DDR	W1	DDR0_DQL3/DMI0_A
	MC9		P_GPIO5	N8	GND	W2	GND
	MC1		P_GPIO8	N9	VDDK1	W3	DDR0_DQL7/DQ0_A
	SYS_RSTO#		P_GPIO9	N10	VDDK	W4	DDR0_DQU6/DQ14_A
	HSI1_D1N		P_GPIO11	N11	VDDK		LINE_OUT_L
	HSI1_D3N	H1	DDR_WEn	N12	VDDK		LCD2
	HSI1_CK0N	H2	DDR_ACTn	N13	VDDK	W7	DSI_D3P
B11	HSI1_D0N	H3	DDR_A10	N14	GND	W8	DSI_D0P
B12	HSI1_D2N	H4	DDR_A1	N15	VCC33_RTC	W9	LCD4
	HSI2_D7N	H5	DDR_A12	N17	VDD18_VBAT		LCD6
	HSI2_CK3N	H7	VDDQX_DDR		MC12		HDMI_TX0N
	HSI2_CK2N	H8	GND	N19	RESET#		LCD11
B16	HSI2_CK0N	H9	GND	N20	PWR_EN2		HDMI_TX2N
	HSI2_CK1N	H10	GND	N21	XTAL_RTCO		LCD26
	HSI2_D3N	H11	GND	N22	XTAL_RTCI		LCD25
	S_GPIO2	H12	GND	P1	GND		LCD27
	S_GPIO5	H13	GND	P2	DDR_A8		LCD28
	S_GPIO11	H14	GND	P3	DDR_BG1		LCD23
	S_GPIO13		VDDM_SN		DDR_ZQ_TEST		D_GPIO1
	DDR1_DQSLt/DQS0_t_B		P_GPIO2	P7	VDDQ_DDR		USB3/SATA_TXP
	DDR1_DQSLc/DQS0_c_B		P_GPIO1	P8	GND		D_GPIO0
	DDR1_DMUn/DQ14_B		P_GPIO6	P9	GND		D_GPIO5
	DDR1_DQU0/DQ15_B		P_GPIO7	P10	GND	Y1	DDR0_DQSLt/DQS0_t_A
	MC8	H21	P_GPIO12	P11	GND	Y2	DDR0_DQSLc/DQS0_c_A
	MC2	H22	P_GPIO13	P12	GND	Y3	DDR0_DMUn/DQ15_A
C7	P_GPIO30	J1	DDR_CK1t	P13	GND	Y4	DDR0_DQU0/DMI1_A

2022/01/06 - 16 - Version 0.3



NT98530BG

00	D CDIO07	10	DDD CK4-	D4.4	CND	VE	LINE OUT D
	P_GPIO27		DDR_CK1c	P14	GND		LINE_OUT_R
	P_GPIO24	J3	DDR_A9	P15	AVDD18_MPLL	Y6	AGND_AUD
	GND	J4	DDR_CKE1	P16	AVDD18_MPLL		DSI_D3N
	P_GPIO32	J5	GND	P17	PWR_SEQ1	Y8	DSI_D0N
	P_GPIO33	J7	VDDQ_DDR	P18	PWR_SW3	Y9	DSI_GPIO10
	HSI2_D6P	J8	GND	P19	PWR_SW4		GND
	HSI2_D5P	J9	VDDK1	P20	PWR_SEQ0		HDMI_TX0P
C15	HSI2_D4P	J10	VDDK1	P21	PWR_SEQ2	Y12	GND
C16	HSI2_D0P	J11	VDDK1	P22	PWR_EN3	Y13	HDMI_TX2P
C17	HSI2_D1P	J12	VDDK1	R1	DDR_A0	Y14	LCD13
C18	HSI2_D2P	J13	VDDK1	R2	DDR_RESETn	Y15	LCD15
C19	S_GPIO1	J14	GND	R3	DDR_RASn	Y16	LCD24
C20	S_GPIO6	J15	VDDM_PIO1	R4	DDR_CS0n	Y17	LCD22
C21	S_GPIO12	J17	P_GPIO17	R7	VDDQX_DDR	Y18	LCD21
	S_GPIO14	J18	P_GPIO18	R8	AVDD18_AU		GND
	DDR1_DQL7/DQ0_B		P_GPIO19	R9	AVDDK_DSI		USB3/SATA_TXN
	GND		P_GPIO15	R10	AVDD18_HDMI_1	Y21	GND
	DDR1 DQU2/DQ9 B		P_GPIO16	R11	VCC33_LCD		D_GPIO2
	GND		P_GPIO14	R12	VCC33_DIO		DDR0 DQL2/DQ7 A
	MC7	K1	DDR_BG0	R13	GND_ARMPLL		DDR0_DQL6/DQ6_A
	MC5	K2	GND	R14	VCC33_STBC		DDR0_DQU2/DQ9_A
	P_GPIO31		DDR_A4	R15	AVDD18_U3		GND
	P_GPIO26	K4	DDR_A4 DDR A13		GND		MIC_L_INP
			_	R16			
	P_GPIO25	K5	DDR_CS1n	R17	VDD18_STBC		MIC_R_INP
	P_GPIO22	K7	VDDQ_DDR	R18	PWR_SW2		DSI_D1P
	P_GPIO20	K8	GND		PWR_SW1		DSI_CKP
	P_GPIO21	K9	VDDK1	R20	GND_MPLL		DSI_D2P
	HSI2_D6N		VDDK1	R21	XTAL_SYSO		HDMLTXCN
	HSI2_D5N		VDDK1		XTAL_SYSI	-	HDMI_TX1N
	HSI2_D4N		VDDK17	1 1	DDR_A6		LCD14
	HSI2_D0N	١	VDDK1	T2	DDR_BA0		LCD16
D17	HSI2_D1N		GND	T 3	GND	AA16	LCD20
	HSI2_D2N		SD2_CAP	T 4	DDR0_DQU7/DQ11_A		LCD18
D19	S_GPIO10 1	K17	VCC33_LDO2	ΙŻ	AVDDK_DDR	AA18	USB2_DP1
D20	S_GPIO17	K18	MC23	Т8	AVDD18_AAD	AA19	USB2_DP0
D21	S_GPIO16	×19	MC22	T9	AVDD18_DSI	AA21	USB3/SATA_RXP
	S GPIO15		MC20	T10	AVDD18_HDMI_2		D GPIO3
	DDR1_DQL1/DQ1_B		MC21	T11	VCC33_LCD		GND
	DDR1_DMLn/DMI0_B		MC19	T12	VDD18 LD		DDR0_DQL0/DQ5_A
	DDR1_DQSUt/DQS1_t_B		DDR A2	T13	AVDD18_ARMPLL		DDR0_DQL4/DQ4_A
	DDR1_DQSUc/DQS1_c_B	L2	DDR_A11	T14	VCC33_U2		DDR0_DQU4/DQ8_A
	MC6		DDR_BA1		AVDD18_U2	AB5	MIC_L_INN
	MC4	L4	DDR_CKE0	T16	AVDDK U3		MIC_R_INN
	MC3		DDR_A7	T17	VDDK_STBC		DSI_D1N
	P_GPIO29		AVDD18_LDO_DDR	T18	STBC_PWR1		DSI_CKN
	P_GPIO29 P_GPIO28	L8	GND	T19	JTAG_TMS		DSI_CKN DSI D2N
							HDMI TXCP
	P_GPIO23	L9	VDDK1	T20	TESTEN STRC RST		
	HSI1_REXT	L10	VDDK1	T21	STBC_RST		HDMI_TX1P
	S_GPIO0	L11	VDDK	T22	JTAG_TDO	AB14	
	GND	L12	VDDK	U1	GND		LCD12
	S_GPIO8	L13	VDDK1	U2	DDR0_DMLn/DQ3_A		LCD17
	S_GPIO9	L14	GND	U3	DDR0_DQU5/DQ13_A		LCD19
	S_GPIO18		SD1_CAP	U4	DDR0_DQU3/DQ10_A		USB2_DM1
	S_GPIO20		VDD18_SDSN	U5	DDR0_DQU1/DQ12_A		USB2_DM0
	S_GPIO21	L17	VCC33_LDO1	U6	AUD_VCM		USB3/SATA_RXN
	S_GPIO22		MC18	U10	GND	AB22	
E22	S_GPIO23	L19	MC17	U17	STBC_PWR2	U20	JTAG_TDI
F1	DDR1_DQL5/DQ3_B	L20	MC15	U18	STBC_RSTO	U21	JTAG_TCK
F2	DDR1_DQL3/DQ2_B		MC14	U19	STBC_PWR0	U22	JTAG_TRST

2022/01/06 - 17 - Version 0.3



Pin Descriptions

I = input port with Schmitt trigger

O = output port with normal driving/sinking

I/O = bi-directional port with normal driving/sinking and Schmitt input

I/OD = bi-directional port with open drain output and Schmitt input

mvI/O = multi voltage bi-direction port with Schmitt input

I/O_{18D} = 1.8V bi-directional port with Schmitt input

I/O_{5VT} = bi-directional port with normal driving/sinking and 5V tolerance input

I/O_{SD} = SD Card interface bi-direction port with different driving/sinking capability

HSIO = high speed serial interface with bi-directional port

LVD = low voltage detection function pin

p/u = internal pull-up

p/d = internal pull-down

AI = analogue input port

AO = analogue output port

AI/O = analogue bi-directional port

H = output high

L = output low

P = power or ground

Note: * means this pin has interrupted function.



2.

NT98530 437 pins

Total:437 pins

2.1. System interface (10)

	byotom interiace (. • ,		
	Name	Type	Reset	Descriptions
Pin No.				
R22	XTAL_SYSI	Al	ı	Crystal input for system oscillator. (12MHz)
R21	XTAL_SYSO	AO	•	Output for system oscillator
N19	RESET#	LVD	p/u	System Reset. Connect a capacitor to ground for reset time control.
B7	SYS_RSTO#	OD	OD	Reset signal output for peripheral.
T20	TESTEN		I p/d	Enable test mode. Keep low for normal operation.
U22	JTAG_TRST / D_GPIO[9]*	I/O _{18D}	I p/u	
T19	JTAG_TMS / D_GPIO[10]*	I/O _{18D}	I p/d	
U21	JTAG_TCK / D_GPIO[11]*	I/O _{18D}	I p/d	CPU's JTAG test interface
U20	JTAG_TDI / D_GPIO[12]*	I/O _{18D}	I p/d	SOUTH STEEL
T22	JTAG_TDO / D_GPIO[13]*	I/O _{18D}	I p/d	

2.2. RTC & Power Button Controller (11)

Pin No.	Name	Туре	Default	Descriptions
N22	XTAL_RTCI	ΑI		Crystal input for real time clock oscillator. (32.768KHz).
N21	XTAL_RTCO	AO	-	Output for real time clock oscillator.
R19	PWR_SW1	Al	I p/d	Power on/off signal input. (ON/OFF switch use)
R18	PWR_SW2#	Al	I p/u	Power on/off signal input. (falling edge trigger)
P18	PWR_SW3	Al	I p/d	Power on/off signal input.
P19	PWR_SW4	Al	I p/d	Power on/off signal input. (Battery in use)
P20	PWR_SEQ0	AO	ı	
P17	PWR_SEQ1	AO	ı	Power enable signal output.
P21	PWR_SEQ2	AO	ı	
N20	PWR_EN2	AO		Power enable signal output.(DRAM self-refresh mode use)
P22	PWR_EN3	AO	-	Power enable signal output.(special WiFi mode use)

Note: If those PWR_SW pins aren't used, Novatek recommends each PWR_SW connect to default level by a resistor.

2.3. STBC (5)

Pin No.	Name	Type Default	Descriptions
2022/01/06		- 19 -	Version 0.3





T21	STBC_RST#	I	p/u	Reset signal input for standby mode controller
U18	STBC_RSTO	OD	OD	Reset signal output of standby mode
U19	STBC_PWR0	IO _{18D}	p/d	
T18	STBC_PWR1	IO _{18D}	p/d	Power enable signal output of standby mode
U17	STBC_PWR2	IO _{18D}	p/d	

2.4. DRAM interface (79)

Pin No.	Name	Type	Reset	Descriptions
R1	DDR_A0	0	-	
H4	DDR_A1	0	-	
L1	DDR_A2	0	-	
G2	DDR_A3	0	-	
K3	DDR_A4	0	-	
M1	DDR_A5	0	-	
T1	DDR_A6	0	-	DRAM address bus
L5	DDR_A7	0	-	DRAIVI address bus
P2	DDR_A8	0	-	
J3	DDR_A9	0	-	
H3	DDR_A10	0	-	
L2	DDR_A11	0	- /	
H5	DDR_A12	0		
K4	DDR_A13	0	(- n/	
R2	DDR_RESETn	VO		DRAM reset signal output for the DDR4/LPDDR4
T2	DDR_BA0	0	_	
L3	DDR_BA1	0		
H2	DDR_ACTn	0		
R4	DDR_CS0n	0		
K5	DDR_CS1n	0	_	
K1	DDR_BG0	0	-	
P3	DDR_BG1	0	-	DRAM Command signal output
R3	DDR_RASn V	0	-	DRAW Command Signal odiput
M3	DDR_CASn	0	-	
L4	DDR_CKE0	0	-	
J4	DDR_CKE1	0	-	
G3	DDR_ODT	0	-	
H1	DDR_WEn	0	-	
M4	DDR_TEN	0	-	
N3	DDR_VREF	Al	-	DDR PHY reference voltage input or test pin
P4	DDR_ZQ_TEST	AO	-	DDR PHY test pin
N2	DDR_CK0c	D I/O	-	
N1	DDR_CK0t	D I/O	-	DRAM differential alook output
J2	DDR_CK1c	D I/O	-	DRAM differential clock output
J1	DDR_CK1t	D I/O	-	
Y2	DDR0_DQSLc/DQS0_c_A	D I/O	-	DDAM data atrak a
Y1	DDR0_DQSLt/DQS0_t_A	D I/O	-	DRAM data strobe.
V4	DDR0_DQSUc/DQS1_c_A	D I/O	-	

2022/01/06 - 20 - Version 0.3



V3	DDR0 DQSUt/DQS1 t A	D I/O	_	
C2	DDR1_DQSLc/DQS0_c_B	D I/O	-	
C1	DDR1 DQSLt/DQS0 t B	D I/O	_	
E4	DDR1_DQSUc/DQS1_c_B	D I/O	-	
E3	DDR1_DQSUt/DQS1_t_B	D I/O	_	
U2	DDR0_DMLn/DQ3_A	I/O	-	4
Y3	DDR0_DMUn/DQ15_A	I/O	-	
E2	DDR1_DMLn/DMI0_B	I/O	-	X
C3	DDR1_DMUn/DQ14_B	I/O	-	
AB2	DDR0_DQL0/DQ5_A	I/O	-	
V1	DDR0_DQL1/DQ2_A	I/O	-	
AA1	DDR0_DQL2/DQ7_A	I/O	-	
W1	DDR0_DQL3/DMI0_A	I/O	-	
AB3	DDR0_DQL4/DQ4_A	I/O	-	
V2	DDR0_DQL5/DQ1_A	I/O	-	
AA2	DDR0_DQL6/DQ6_A	I/O	-	
W3	DDR0_DQL7/DQ0_A	I/O	-	
Y4	DDR0_DQU0/DMI1_A	I/O	-	
U5	DDR0_DQU1/DQ12_A	I/O	-	
AA3	DDR0_DQU2/DQ9_A	I/O	-	
U4	DDR0_DQU3/DQ10_A	I/O	- (
AB4	DDR0_DQU4/DQ8_A	I/O	>	
U3	DDR0_DQU5/DQ13_A	NO	\ -л`	DRAM data bus input/output
W4	DDR0_DQU6/DQ14_A	V-I/O		
T4	DDR0_DQU7/DQ11_A	\\I/O	(-)	
B1	DDR1_DQL0/DQ7_B	I/O		
E1	DDR1_DQL1/DQ1_B	I/O		
A2	DDR1_DQL2/DQ5_B	I/O		
F2	DDR1_DQL3/DQ2_B	V/O	-	
B2	DDR1_DQL4/DQ6_B	I/O	-	
F1	DDR1_DQL5/DQ3_B	I/O	-	
A3	DDR1_DQL6/DQ4_B	I/O	-	
D1	DDR1_DQL7/DQ0_B	I/O	-	
C4	DDR1_DQU0/DQ15_B	I/O	-	
F5	DDR1_DQU1/DQ13_B	I/O	-	
D3	DDR1_DQU2/DQ9_B	I/O	-	
F4	DDR1_DQU3/DQ11_B	I/O	-	
A4	DDR1_DQU4/DQ8_B	I/O	-	
G5	DDR1_DQU5/DQ12_B	I/O	-	
B3	DDR1_DQU6/DMI1_B	I/O	-	
F3	DDR1_DQU7/DQ10_B	I/O	-	

PIN name (DDR4)	LPDDR4	PIN name (DDR4)	LPDDR4	PIN name (DDR4)	LPDDR4
A0	A_CA5	DQS0c	A_DQS1c	DQ6	A_DQ8
A1	B_CA0	DQS0t	A_DQS1t	DQ7	A_DQ15
A2		DQS1c	A_DQS0c	DQ8	A_DQ5
A3	B_CA3	DQS1t	A_DQS0t	DQ9	A_DQ1
A4		DQS2c	B_DQS1c	DQ10	A_DQ4

2022/01/06 - 21 - Version 0.3





A5	A_CA1	DQS2t	B_DQS1t	DQ11	A_DQ0
A6		DQS3c	B_DQS0c	DQ12	A_DQ6
A7	B_CA5	DQS3t	B_DQS0t	DQ13	A_DQ3
A8		CS0n	A_CS0n	DQ14	A_DQ7
A9	B_CA1	CS1n	B_CS0n	DQ15	A_DQ2
A10		CK0c	A_CLKc	DQ16	B_DQ9
A11		CK0t	A_CLKt	DQ17	B_DQ13
A12	B_CS1	CK1c	B_CLKc	DQ18	B_DM1
A13	B_CA4	CK1t	B_CLKt	DQ19	B_DQ12
ACTn		RESETn	RESETn	DQ20	B_DQ8
BA0	A_CA4	VREF	VREF	DQ21	B_DQ11
BA1	A_CKE1	DM0	A_DQ12	DQ22	B_DQ10
BG0		DM1	A_DM0	DQ23	B_DQ15
BG1	A_CA2	DM2	B_DQ14	DQ24	B_DQ7
RASn	A_CS1	DM3	B_DQ1	DQ25	B_DQ2
CASn	A_CA3	DQ0	A_DQ9	DQ26	B_DQ0
WEn	B_CKE1	DQ1	A_DQ11	DQ27	B_DQ5
CKE0	A_CKE0	DQ2	A_DM1	DQ28	B_DQ6
CKE1	B_CKE0	DQ3	A_DQ14	DQ29	B_DQ4
TEN	A_CA0	DQ4	A_DQ10	DQ30	B_DM0
ODT	B_CA2	DQ5	A_DQ13	DQ31	B_DQ3

2.5. Sensor interface (62)

Pin No.	Name	Туре	Reset	Descriptions
E11	HSI1_REXT	Αl	-	
B11	HSI1_D0N			
A11	HSI1_D0P		, (
B8	HSI1_D1N	20/		
A8	HSI1_D1P	M W		
B10	HSI1_CK0N	MIPI	I p/d	MIPI CSI D-PHY Transmitter
A10	HSI1_CK0P	WILE	I p/d	WIFT CSI D-PFF Transmitter
B12	HSI1_D2N		MI	
A12	HSI1_D2P		ZHI.	
B9	HSI1_D3N)} [RY .	
A9	HSI1_D3P		7	
D16	HSI2_D0N			
D10	HSI_GPIO0*			
C16	HSI2_D0P /	Y		
010	HSI_GPIO1*) ·		
D17	HSI2_D1N /			
	HSI_GPIO2*			High speed differential sensor interface and parallel
C17	HSI2_D1P /			interface.
	HSI_GPIO3*		. ,.	(When sensor interface is configured as high speed
B16	HSI2_CK0N /	HSIO	I p/d	differential sensor interface, the clock lane should be a
	HSI_GPIO4*			dedicated differential lane.
A16	HSI2_CK0P /			And each data lanes may be permuted in established
	HSI_GPIO5*			group, refer to below table)
D18	HSI2_D2N /			
	HSI_GPIO6*			
C18	HSI2_D2P /			
D40	HSI_GPIO7*			
B18	HSI2_D3N /			

2022/01/06 - 22 - Version 0.3





	HSI_GPIO8*			
A18	HSI2_D3P /			
Alo	HSI_GPIO9*			
D17	HSI2_CK1N /			
B17	HSI_GPIO10*			
A 4 7	HSI2_CK1P /			1
A17	HSI_GPIO11*			
D15	HSI2_D4N /			A V
D13	HSI_GPIO12*			
C15	HSI2_D4P /			
013	HSI_GPIO13*			
D14	HSI2_D5N /			
D14	HSI_GPIO14*			
C14	HSI2_D5P /			
014	HSI_GPIO15*			
B15	HSI2_CK2N /			High speed differential sensor interface and parallel
	HSI_GPIO16*			interface.
A15	HSI2_CK2P /			(When sensor interface is configured as high speed
7(10	HSI_GPIO17*	HSIO	I p/d	differential sensor interface, the clock lane should be a
D13	HSI2_D6N /	11010	i p/u	dedicated differential lane.
D10	HSI_GPIO18*			And each data lanes may be permuted in established
C13	HSI2_D6P /			group, refer to below table)
0.0	HSI_GPIO19*	_ /	7 ((T S S S S S S S S S S S S S S S S S S S
B13	HSI2_D7N /			
	HSI_GPIO20*			
A13	HSI2_D7P		10	
	HSI_GPI021*		~U.C	
B14	HSI2_CK3N /		$\exists IIIIc$	
	HSI_GPIO22*	\mathcal{M}	2	
A14	HSI2_CK3P		Y	
	HSI_GPIO23*			
E14	SN1_MCLK	mvI/O	I p/d	
C10	S_GPIO[0]*	myl/O	-	
C19	S_GPIO[1]*	mvI/O	I p/d	
B19	S_GPIO[2]* S_GPIO[3]*	mvI/O	I p/d	
A19		mvI/O	I p/d	
A20	S_GPIO[4]*	mvI/O	I p/d	
B20	S_GPIO[5]*	mvI/O	I p/d	
C20	S_GPIO[6]*	mvI/O	I p/d	General Purpose IO (refer to below table)
A21	S_GPIO[7]*	mvI/O	I p/d	, , , , , , , , , , , , , , , , , , ,
E16	S_GPIO[8]*	mvI/O	I p/d	
E17	S_GPIO[9]*	mvI/O	I p/d	
D19	S_GPIO[10]*	mvI/O	I p/d	
B21	S_GPIO[11]*	mvI/O	I p/u	
C21	S_GPIO[12]*	mvI/O	I p/u	
B22	S_GPIO[13]*	mvI/O	I p/u	
C22	S_GPIO[14]*	mvI/O	I p/u	

2022/01/06 - 23 - Version 0.3



D22	S_GPIO[15]*	mvI/O	I p/u
D21	S_GPIO[16]*	mvI/O	I p/u
D20	S_GPIO[17]*	mvI/O	I p/d
E18	S_GPIO[18]*	mvI/O	I p/d
F17	S_GPIO[19]*	mvI/O	I p/d
E19	S_GPIO[20]*	mvI/O	I p/d
E20	S_GPIO[21]*	mvI/O	I p/d
E21	S_GPIO[22]*	mvI/O	I p/d
E22	S_GPIO[23]*	mvI/O	I p/u
F20	S_GPIO[24]*	mvl/O	I p/u
F19	S_GPIO[25]*	mvl/O	I p/u
F18	S_GPIO[26]*	mvl/O	I p/u

Note1 : The mvI/O voltage of Sensor interface corresponds to VDDM_SN.

									$\langle \langle \langle \rangle \rangle$		U	
Din Name	MIPI/LVDS/HiS	Pi	MIPI / HiSPi		LVDS		Parallel					
Pin Name	(1C4Dx2)		(1C2Dx4)		(1C8D)		(RAW12)					
HSI_GPIO[0]	HSI_D0N	Ι	HSI2_D0N	-	LVDS_D0N	ı	SN_D2	L		7		
HSI_GPIO[1]	HSI_D0P	Ι	HSI2_D0P	ı	LVDS_D0P	ı	SN_D3	7				
HSI_GPIO[2]	HSI_D1N	Π	HSI2_D1N	ı	LVDS_D1N	- 1	SN_D4	M)			7	
HSI_GPIO[3]	HSI_D1P	Ι	HSI2_D1P	-	LVDS_D1P	ı	SN_D5	IJ		2	//	
HSI_GPIO[4]	HSI_CK0N	Ι	HSI2_CKN	ı	LVDS_CKN	7	SN_D6			1	1	
HSI_GPIO[5]	HSI_CK0P	Ι	HSI2_CKP	ı	LVDS_CKP	14	SN_D7	-			D	
HSI_GPIO[6]	HSI_D2N	Ι	HSI3_D0N	ı	LVDS_D2N	M	SN_D8	_				
HSI_GPIO[7]	HSI_D2P	Ι	HSI3_D0P	-	LVDS_D2P	YΝ	SN_D9	//	1111 200			
HSI_GPIO[8]	HSI_D3N	Ι	HSI3_D1N //	-	LVDS_D3N		SN_D10	W	ا (ا			
HSI_GPIO[9]	HSI_D3P	Ι	HSI3_D1P	-	LVDS_D3P		SN_D11(MSB))।`				
HSI_GPIO[10]			HSI3_CKN	X	1	\mathcal{X}	SN_D0	"				
HSI_GPIO[11]	~ (1	HSI3_CKP	T			SN_D1(LSB)	ı				
HSI_GPIO[12]	HSI_D0N	Т	HSI4_DON	L	LVDS_D4N	$^{\prime\prime}$						
HSI_GPIO[13]	HSI_D0P	1	HSI4_D0P		LVDS_D4P	71						
HSI_GPIO[14]	HSI_D1N	7	HSI4_D1N	N	LVDS_D5N	ı						
HSI_GPIO[15]	HSI_D1P	_	HSI4_D1P	-	LVDS_D5P	ı						
HSI_GPIO[16]	HSI_CK0N	7	HSI4_CKN	ΣV								
HSI_GPIO[17]	HSI_CK0P	N	HSI4_CKP	J								
HSI_GPIO[18]	HSI_D2N	7	HSI5_D0N	Ί.	LVDS_D6N	ı						
HSI_GPIO[19]	HSI_D2P	1	HSI5_D0P	-	LVDS_D6P	ı						
HSI_GPIO[20]	HSI_D3N		HSI5_D1N	ı	LVDS_D7N	-						
HSI_GPIO[21]	HSI_D3P		HSI5_D1P	ı	LVDS_D7P	-						
HSI_GPIO[22]	_		HSI5_CKN	ı								
HSI_GPIO[23]			HSI5_CKP	ı								
Pin Name		G	eneral Control Fu	ıncti	on		Parallel RAW1 (SIE 2)	2	CCIR 16 bits (SIE 2)	3	CCIR 8 bits >	(2
S_GPIO[0]	SN1_MCLK	О			Ι		(SIL Z)		(SIL Z)		(SIL Z)	
S_GPIO[1]	SN2_MCLK	ō										
S_GPIO[2]	SN3_MCLK	ō									CCIR8B PXCLK	1
S_GPIO[3]	ONO_WOLK	Ŭ					SN PXCLK	1			COINOD_I XOLIN	<u>'</u>
S_GPIO[4]					LVDS _VS(X)	I/O	OI1_I XOLK	•				
S_GPIO[5]					LVDS HS(X)	1/0						
S_GPIO[6]						1,0	SN2_PXCLK	_	CCIR16_PXCLK	_	CCIR8A PXCLK	Т
S GPIO[7]	12C8 2 SCL	0					SN2_VS	i	CCIR16_VS(X)	÷	CONTON_I MOLIN	-
S_GPIO[8]	I2C8_2_SDA	1/0					SN2_HS	i	CCIR16_HS(X)	i		
S GPIO[9]	1200_2_00/	,,,					SN2_113	÷	CCIR16 C0	÷	CCIR8B YC0	
S_GPIO[10]							SN2_D1	÷	CCIR16_C1	Ħ	CCIR8B_YC1	ΙĖ
S_GPIO[11]	I2C3_2_SCL	0			SIF2_2_CLK	0	SN2_D2	i	CCIR16_C2	÷	CCIR8B_YC2	i i
S_GPIO[12]	12C3_2_SDA	1/0			SIF2_2_DAT	0	SN2_D3	i	CCIR16_C3	÷	CCIR8B_YC3	H
S_GPIO[13]	12C4_2_SCL	0			SIF3_2_CLK	0	SN2_D4	i	CCIR16 C4	÷	CCIR8B_YC4	H
S GPIO[14]	12C4_2_SDA	1/0			SIF3_2_DAT	0	SN2_D4	i	CCIR16_C5	÷	CCIR8B_YC5	H
								÷		H		H
S_GPIO[15]	I2C5_2_SCL	0			SIF2_2_CS	Ō	SN2_D6	ı	CCIR16_C6		CCIR8B_YC6	I

2022/01/06 - 24 - Version 0.3



NT98530BG

S_GPIO[16]	12C5_2_SDA	I/O			SIF3_2_CS	0	SN2_D7	I	CCIR16_C7	ı	CCIR8B_YC7	Ī
S_GPIO[17]	SPI2_2_CLK	0					SN2_D8	_	CCIR16_Y0	_	CCIR8A_YC0	ı
S_GPIO[18]	SPI2_2_CS	0					SN2_D9	-	CCIR16_Y1	_	CCIR8A_YC1	-
S_GPIO[19]	SPI2_2_DO	I/O					SN2_D10	-	CCIR16_Y2	_	CCIR8A_YC2	ı
S_GPIO[20]	SPI2_2_DI	I/O					SN2_D11	_	CCIR16_Y3	_	CCIR8A_YC3	ı
S_GPIO[21]			SN4_MCLK_1	0			SN2_PXCLK	_	CCIR16_Y4	_	CCIR8A_YC4	ı
S_GPIO[22]			SN5_MCLK_1	0			SN2_VS	-	CCIR16_Y5	_	CCIR8A_YC5	-
S_GPIO[23]	12C6_2_SCL	0			SIF4_2_CLK	0	SN2_HS	-	CCIR16_Y6	_	CCIR8A_YC6	-
S_GPIO[24]	I2C6_2_SDA	I/O			SIF4_2_DAT	0	SN2_D0	_	CCIR16_Y7	_	CCIR8A_YC7	-
S_GPIO[25]	12C7_2_SCL	0	TRIG_IN_1	ı	SIF4_2_CS	0						
S_GPIO[26]	I2C7_2_SDA	I/O	TRIG_OUT_1	0								

2.6. PWM and Peripheral I/O (35)

Pin No.	Name	Type	Reset	Descriptions
G18	P_GPIO[0]*	mvl/O	I p/d	
H18	P_GPIO[1]*	mvI/O	I p/d	
H17	P_GPIO[2]*	mvl/O	I p/d	
G17	P_GPIO[3]*	mvI/O	I p/d	
F21	P_GPIO[4]*	mvl/O	I p/d	
G19	P_GPIO[5]*	mvl/O	I p/d	
H19	P_GPIO[6]*	mvl/O	I p/d	
H20	P_GPIO[7]*	mvl/O	I p/d	
G20	P_GPIO[8]*	mvl/O	I p/d	
G21	P_GPIO[9]*	mvI/O	I p/d	
F22	P_GPIO[10]*	mvl/O	7 l p/d	
G22	P_GPIO[11]*	mvI/O	I p/d	
H21	P_GPIO[12]*	mvl/O	1 p/u	
H22	P_GPIO[13]* \\	mvI/O	I p/u	
J22	P_GPI0[14]*\	mvl/O	I p/u	
J20	P_GPIO[15]*	mvl/Q	l p/u	General Purpose I/O (refer to below table)
J21\\\	P_GPIO[16]* //	mvI/O	l p/u	
J 17	P_GPIO[17]*\\\	myl/O	l p/u	
J18	P_GPIO[18]*	mvI/O	I p/u	
J19	P_GPIO[19]*	mvl/O	I p/u	
D11	P_GPIO[20]*	1/0	I p/d	
D12	P_GPIO[21]*	I/O	I p/u	
D10	P_GPIO[22]*	I/O	I p/u	
E10	P_GPIO[23]*	I/O	I p/u	
C9	P_GPIO[24]*	I/O	I p/u	
D9	P_GPIO[25]*	I/O	I p/u	
D8	P_GPIO[26]*	I/O	I p/d	
C8	P_GPIO[27]*	I/O	I p/u	
E9	P_GPIO[28]*	I/O	I p/u	
E8	P_GPIO[29]*	I/O	I p/u	
C7	P_GPIO[30]*	I/O	I p/u	
D7	P_GPIO[31]*	I/O	I p/u	
C11	UART_TX	I/O _{5VT}	0	UART Transmit
C12	UART_RX	I/O _{5VT}	I p/u	UART Receive
A7	P_GPIO[34]	OD	OD	

2022/01/06 - 25 - Version 0.3



Note1: The mvI/O voltage of P_GPIO0~19 interface corresponds to VDDM_PIO1.

Name	UART		PWM / I2C		SIF / SPI		Parallel RAW1	2	CCIR 16 bits	•	CCIR 8 bits x 2	
P_GPIO[0]	UART9 1 TX		PWM0 1	0			(SIE 3) SN3 D4	T	(SIE 3) CCIR16_Y0	_	(SIE 3) CCIR8A_YC0	
P GPIO[0]	UART9_1_TX UART9 1 RX		PWM1 1	0			SN3_D4		CCIR16_10	<u> </u>	CCIR8A_TC0	+
P_GPIO[1]	UART9_1_RX		PWM2 1	0			SN3_D5		CCIR16_Y2	<u> </u>	CCIR8A_YC2	+
P_GPIO[3]	UART9_1_KTS		PWM3 1	0			SN3_D0		CCIR16_Y3	÷	CCIR8A YC3	<u> </u>
P GPIO[4]	UART8 1 TX		PWM4 1	0			SN3_D7 SN3_D8		CCIR16 Y4	÷	CCIR8A YC4	+
	UART8_1_RX	_	PWM5 1	0			SN3 D9		CCIR16_Y5	÷	CCIR8A YC5	÷
P_GPIO[6]	UART8 1 RTS		PWM6_1	0			SN3 D10		CCIR16_Y6	Ė	CCIR8A YC6	÷
P_GPIO[7]	UART8_1_CTS		PWM7 1	0			SN3 D11		CCIR16_Y7	Œ	CCIR8A YC7	Ė
P_GPIO[8]	UART7_1_TX		PWM8_1		SIF5_1_CLK	0	SN3 PXCLK		CCIR16 PCLK	Vi.	CCIR8A PCLK	Ė
P GPIO[9]	UART7 1 RX		PWM9_1		SIF5 1 CS		SN3_VS		CCIR16_VS(X)	$\overrightarrow{}$	CONTON_I CENT	
P_GPIO[10]	UART7_1_RTS		PWM10_1		SIF5 1 DAT		SN3 HS	Ť	CCIR16_HS(X)	Ť		
P_GPIO[11]			PWM11 1	0			SN3_D0	ī		Ť	CCIR8B PCLK	T
P_GPIO[12]	UART6 1 TX	0	I2C3 1 SCL	10	SPI1 1 CLK	0	SN3 D1	ı	CCIR16_C0	Τ.	CCIR8B_YC0	ı
P_GPIO[13]	UART6_1_RX		I2C3_1_SDA		SPI1_1_CS		SN3_D2		CCIR16_C1	P	CCIR8B YC1	
P_GPIO[14]	UART6_1_RTS		I2C4_1_SCL	10	SPI1 1 DO	Ю	SN3_D3		CCIR16 C2	11	CCIR8B_YC2	ı
P_GPIO[15]	UART6_1_CTS		I2C4_1_SDA	0	SPI1_1_DI	Ю			CCIR16_C3	1/1	CCIR8B_YC3	ı
P_GPIO[16]	UART5_1_TX	0	I2C5_1_SCL	10	SPI2_1_CLK	0	SIF1_1_CLK	0	CCIR16_C4	1	CCIR8B_YC4	-
P_GPIO[17]	UART5_1_RX	Ι	I2C5_1_SDA	0	SPI2_1_CS	0	SIF1_1_CS		CCIR16_C5		CCIR8B_YC5	-
P_GPIO[18]	UART5_1_RTS	0	12C6_1_SCL	10	SPI2_1_DO	Ю	SIF1_1_DAT	O	CCIR16_C6	<u>1</u>	CCIR8B_YC6	ı
P_GPIO[19]	UART5_1_CTS	-	I2C6_1_SDA	0	SPI2_1_DI	0			CCIR16_C7		CCIR8B_YC7	Ι
P_GPIO[20]	UART4_1_TX	0	12C7_1_SCL	10	SPI3_1_CLK	0	SIF2_1_CLK	0			SN5_MCLK_2	0
P_GPIO[21]	UART4_1_RX	-	I2C7_1_SDA	0	SPI3_1_CS	0	SIF2_1_CS	0	PICNT1	T		
P_GPIO[22]	UART4_1_RTS	0	12C8_1_SCL	10	SPI3_1_DO	10	SIF2_1_DAT	0	PICNT2	١	RTC_DIV_OUT	0
P_GPIO[23]	UART4_1_CTS		12C8_1_SDA//	0	SPI3_1_DI	9		11	PICNT3	ı	RTC_EXT_CLK	- 1
P_GPIO[24]	UART3_1_TX	0	12C9_1_SCL	10	SPI4_1_CLK	0	SIF3_1_CLK	0	I2S_1_BCLK	Ю		0
P_GPIO[25]	UART3_1_RX		12C9_1_SDA	0	SPI4_1_CS	0	SIF3_1_CS	0	I2S_1_SYNC	Ю	DMIC_1_DAT1	- 1
P_GPIO[26]	UART3_1_RTS	0	12C10_1_SCL		SPI4_1_DO	10	SIF3_1_DAT	0	I2S_1_SDATAO	0	DMIC_1_CLK	0
P_GPIO[27]	UART3_1_CTS		12C10_1_SDA	Q	SPI4_1_DI	10		ı	I2S_1_SDATAI	ı	DMIC_1_DAT0	- 1
P_GPIO[28]	UART2_1_RTS		12C1_1_SCL	10	SPI5_1_CLK	0	SIF4_1_CLK	0	I2S_1_MCLK	0		
P_GPIO[29]	UART2_1_CTS	1	12C1_1_SDA	0	SPI5_1_CS	0	SIF4_1_CS	0				
P_GPIO[30]	UART2_1_TX		12C2_1_SCL		SPI5_1_DO	Ю	SIF4_1_DAT	0				
P_GPIO[31]	UART2_1_RX		12C2_1_SDA	0	SPI5_1_DI	Ю						
	UART1_TX	0		7								
	UART1_RX	7										
P_GPIO[34]	DR_RST#	D,										

2.7. Memory Card interface (26)

Pin No.	Name	Туре	Reset	Descriptions					
L15	SD1_CAP	Р	-	Internal Supply Voltage decoupling for SDIO1 interface. (3.3/1.8V switchable, default 3.3V)					
K15	SD2_CAP	Р	-	Internal Supply Voltage decoupling for SDIO2 interface. (3.3/1.8V switchable, default 3.3V)					
A6	MC0 / C_GPIO[0]*	mvI/O	I p/u						
В6	MC1 / C_GPIO[1]*	mvI/O	I p/u	Memory Card interface (refer to below table)					
C6	MC2 / C_GPIO[2]*	mvI/O	I p/u	Memory Card interface (refer to below table)					
E7	MC3 / C_GPIO[3]*	mvI/O	I p/u						

2022/01/06 - 26 - Version 0.3





E6	MC4 / C_GPIO[4]*	mvI/O	I p/u	
D6	MC5 / C_GPIO[5]*	mvI/O	I p/u	
E5	MC6 / C_GPIO[6]*	mvI/O	I p/u	. 1
D5	MC7 / C_GPIO[7]*	mvI/O	I p/u	
C5	MC8 / C_GPIO[8]*	mvI/O	I p/d	
B5	MC9 / C_GPIO[9]*	mvI/O	I p/u	
A5	MC10 / C_GPIO[10]*	mvI/O	I p/d	
M18	MC11 / C_GPIO[11]*	I/O _{SD}	I p/d	
N18	MC12 / C_GPIO[12]*	I/O _{SD}	I p/u	
M17	MC13 / C_GPIO[13]*	I/O _{SD}	I p/u	Memory Card interface (see below table)
L21	MC14 / C_GPIO[14]*	I/O _{SD}	I p/u	wernery data menade (see seek tasie)
L20	MC15 / C_GPIO[15]*	I/O _{SD}	/ I p/u	
L22	MC16 C_GPIO[16]*	VO _{SD}	l p/u	
L19	MC17 C_GPIO[17]*	I/O _{SD}	l p/d	
L18	MC18 C_GPIO[18]*	I/O _{SD}	l p/d	
K22	MC19 C_GPIO[19]*	I/O _{SD}	l p/d	Memory Card interface (refer to below table)
K20	MC20 / C_GPIO[20]*	I/O _{SD}	I p/d	inicitions card interface (refer to below table)
K21	MC21 / C_GPIO[21]*	I/O _{SD}	I p/d	
K19	MC22 / C_GPIO[22]*	I/O _{SD}	I p/d	
K18	MC23 / C_GPIO[23]*	I/O _{18D}	I p/d	

Note1: The mvI/O voltage of MC0~10 corresponds to VDDM_MC.

Note2: The I/O_{SD} voltage of MC11~16 corresponds to SD1_CAP and MC17~22 corresponds to SD2_CAP. It could be switched between 3.3/1.8V by the register.

Memory card interface pinmux table

2022/01/06 - 27 - Version 0.3





Name	SD/MMC/eMMC SPI flash(1~4 bits)		oits)							
	(BS*)		(BS*)							
MC0			SPI_DO/D0	1/0						
MC1		I/O	SPI_DI/D1	I/O						
MC2	eMMC_D2	I/O	SPI_WP/D2	1/0						
MC3	eMMC_D3	9	SPI_HOLD/D3	9						
MC4	eMMC_D4	9								
MC5	eMMC_D5	9								
MC6	eMMC_D6	I/O								
MC7	eMMC_D7	9								
MC8	eMMC_CLK		SPI_CLK	0						
MC9	eMMC_CMD	9	SPI_CS0#	0						
MC10	eMMC_STROBE		SPI_CS1#	0						
Name	SD Card									
	(BS*)									
MC11	SD_CLK	0					. 1			
MC12	SD_CMD	1/0								
MC13	SD_D0	9						/	n	
MC14	SD_D1	I/O					$A \lambda$			
MC15	SD_D2	1/0							$n \mid n \mid n$	
MC16	SD_D3	9				7	Yne	7		
Name	SDIO									
MC17	SDIO2_CLK	0						- 11		
MC18	SDIO2_CMD	I/O				J/I				
MC19	SDIO2_D0	I/O				III			4	
MC20	SDIO2_D1	I/O						2	11	
MC21	SDIO2_D2	I/O							<u>U</u>	
MC22	SDIO2_D3	I/O			1				D	

Note BS*: In general, it is a resident device. Please choose one of them as boot source(FW).

2.8. LCD interface (31)

Pin No.	Name	Туре	Reset	Descriptions
	LCD0		Mile	LCD Signal Bus (refer to below table)
V7.	L_GPIO[0]* /	I/O	l p/d	
	BS0	\mathcal{N}	710	BS30 : BOOT_SRC[30]
11/21	LCD1	(人)(()	Y	0x0: SPI (NOR)
V6	L_GPIO[1]*	1/0	I p/d	0x1: SDIO
	BS1	Y		0x2: SPI_NAND with on die ECC (2 kbytes)
	LCD2 /			0x3: SPI_NAND with BCH ECC (2 kbytes)
W6	L_GPIO[2]* /	× I/O	I p/d	0x4: ETHERNET
	BS2			0x5: USB high speed
	LCD3 /			0x6: SPI_NAND with on die ECC (4 kbytes)
V9	L_GPIO[3]* /	I/O	I p/d	0x7: Reserved
	BS3			0x8: eMMC (4 bits data bus)
	LCD4 /			0x9: eMMC (8 bits data bus)
W9	L_GPIO[4]* /	I/O	I p/d	0xA: SPI_NAND with BCH ECC (4 kbytes)
	BS4			0xB: USB full speed
	LCD5 /			0xC: UART
V10	L_GPIO[5]* /	I/O	I p/d	Others: Reserved
	BS6			
	LCD6 /			BS4: EJTAG_CH_SEL
W10	L_GPIO[6]* /	I/O	I p/d	0: EJTAG_1 (DGPIO9~13)
	BS12			1: EJTAG_2 (CGPIO2~3, PGPIO32~33)

2022/01/06 - 28 - Version 0.3



V11	LCD7 / L_GPIO[7]* / BS5	I/O	l p/d	BS5 : EJTAG_SEL 0: GPIO (TRST, TMS, TCK, TDI, TDO are GPIO)										
V12	LCD8 / L_GPIO[8]* / BS13	I/O	I p/d	1: EJTAG (EJTAG_CH_SEL to JTAG on boot) BS6: MPLL_CLK_SEL										
AB14	LCD9 / L_GPIO[9]*	I/O	I p/d	0: MPLL clock output (From MPLL clock) 1: Bypass MPLL (From external clock P_GPIO[29])										
V13	LCD10 / L_GPIO[10]*	I/O	I p/d											
W12	LCD11 / L_GPIO[11]*	I/O	I p/d											
AB15	LCD12 / L_GPIO[12]*	I/O	I p/d											
Y14	LCD13 / L_GPIO[13]*	I/O	I p/d	I CD Signal Bus (refer to below table)										
AA14	LCD14 / L_GPIO[14]*	I/O	I p/d	LCD Signal Bus (refer to below table)										
Y15	LCD15 / L_GPIO[15]*	I/O	I p/d	0x0: RMII (refclk output mode) 0x1: RMII (refclk input mode)										
AA15	LCD16 / L_GPIO[16]*	I/O	I p/d	0x2: RGMII 0x3: Reserved										
AB16	LCD17 / L_GPIO[17]* / BS14	1/0	I p/d	BS1110 : CPU_DEBUG_MODE_SEL										
AA17	LCD18 L_GPIO[18]*	VO	l p/d	Enable NT98530 enters CPU debug mode. 2'b00: Normal mode										
AB17	LCD19 L_GPIO[19]* BS10	VO	l p/d	Others: Debug mode BS12: WDT_FAIL_RESET_FUNC Enable WDT fail reset function. Enable this function can										
AA16	LCD20 L_GPIO[20]* / BS11	I/O	l p/d	skip internal storage when internal storage boot failed. (boot from SPI nand/SPI nor /eMMC)										
Y18	LCD21 / L_GPIO[21]*	I/O	I p/d	0: Enable 1: Disable										
Y17	LCD22 / L_GPIO[22]* / BS8	I/O	I p/d	BS13: VDDIO_SN_SEL Select voltage of Sensor control/AHD input (SGPIO0~26) BS14: VDDIO_P1_SEL										
W18	LCD23 / L_GPIO[23]* / BS9	I/O	I p/d	Select voltage of Peripheral/AHD input (PGPIO0~19) BS15: VDDIO_SD3_SEL Select voltage of SPI NAND/eMMC (CGPIO0~10)										
Y16	LCD24 / L_GPIO[24]* / BS15	I/O	l p/d	0: 3.3V 1: 1.8V										
W14	LCD25 / L_GPIO[25]*	I/O	I p/d											
W15	LCD26 / L_GPIO[26]*	I/O	I p/d											
		-		· · · · · · · · · · · · · · · · · · ·										

2022/01/06 - 29 - Version 0.3





W16	LCD27 / L_GPIO[27]*	I/O	I p/u
W17	LCD28 / L_GPIO[28]*	I/O	I p/d
V15	LCD29 / L_GPIO[29]*	I/O	I p/d
V14	LCD30 / L_GPIO[30]*	I/O	I p/u

LCD interface pinmux table

Name	LCD / LCD2 (8 bits)		CCIR / RGB (16 bits)		RGB (24 bits)		MI Parallel		MI Serial / Parallel		RGMII	
LCD0	LCD_D0	0	CCIR_Y0	0	C0_0	0	CSTN_1_D0	I/O	X N			
LCD1	LCD_D1	0	CCIR_Y1	0	C0_1	0	CSTN_1_D1	I/O			7	
LCD2	LCD_D2	0	CCIR_Y2	0	C0_2	0	CSTN_1_D2	I/O				
LCD3	LCD_D3	0	CCIR_Y3	0	C0_3	0	CSTN_1_D3	I/O			RGMII2_TX_CTL	0
LCD4	LCD_D4	0	CCIR_Y4	0	C0_4	0	CSTN_1_D4	1/0		II	RGMII2_TXD0	0
LCD5	LCD_D5	0	CCIR_Y5	0	C0_5	0	CSTN_1_D5	0/		1/0	RGMII2_TXD1	0
LCD6	LCD_D6	0	CCIR_Y6	0	C0_6	0	CSTN_1_D6	I/O		I/O	RGMII2_TXD2	0
LCD7	LCD_D7	0	CCIR_Y7	0	C0_7	0		0	11		RGMII2_TXD3	0
LCD8	LCD_CLK	0	CCIR_CLK	0	DCLK	0	CSTN_1_CS	0	MI_1_CLK	0	RGMII2_TX_CLK	0
LCD9	LCD_VD	0	CCIR_VD	0	VD	0	CSTN_RS	0	MI_1_RS	0	RGMII2_RX_CLK	ı
LCD10	LCD_HD	0	CCIR_HD	0	HD	0	CSTN_1_WR#	0	MI_1_CS	0	RGMII2_RX_CTL	ı
LCD11	LCD_DE	0	CCIR_DE	0			CSTN_1_RD#	0	MI_1_TE		RGMII2_RXD0	ı
LCD12			CCIR_C0	0	C1_0	0				1/0	RGMII2_RXD1	1
LCD13			CCIR_C1	0	C1_1	0	CSTN_1_D9	I/O	CSTN_2_D1	I/O	RGMII2_RXD2	
LCD14			CCIR_C2	0	C1_2	0	CSTN_1_D10	1/0	CSTN_2_D2	I/O	RGMII2_RXD3	
LCD15	LCD2_D0	0	CCIR_C3	0	C1_3	0	CSTN_1_D11	I /O	CSTN_2_D3	I/O	RGMII2_MDC	0
LCD16	LCD2_D1	0	CCIR_C4	0	C1_4	0	CSTN_1_D12	I/O	CSTN_2_D4	I/O	RGMII2_MDIO	I/O
LCD17	LCD2_D2 (0	CCIR C5	0	C1_5	Ø	CSTN_1_D13	I/O	CSTN_2_D5	I/O	PHY_CLK	0
LCD18	LCD2_D3	9	CCIR_C6	Q	C1_6	0	CSTN_1_D14	I/O	CSTN_2_D6	I/O	PHY_RSTn	0
LCD19	LCD2_D4	0	CCIR_C7	0	C1_7	0	CSTN_1_D15	I/O	CSTN_2_D7	I/O	RGMII_TX_CTL	0
LCD20 🐧 [[LCD2_D5	0	_ //~	11.	C2_0	0	CSTN_1_D16	I/O		I/O	RGMII_TXD0	0
LCD21	LCD2_D6	0		V)	C2_1	0	CSTN_1_D17	I/O	CSTN_2_CS	0	RGMII_TXD1	0
LCD22	LCD2_D7	0			C2_2	0	CSTN_1_TE	1	CSTN_2_RS	0	RGMII_TXD2	0
LCD23	LCD2_CLK	0			C2_3	0			CSTN_2_WR#	0	RGMII_TXD3	0
LCD24	LCD2_VD	9			C2_4	0			CSTN_2_RD#	0	RGMII_TX_CLK	0
LCD25	LCD2_HD	0	\		C2_5	0			CSTN_2_TE	ı	RGMII_RX_CLK	ı
LCD26	LCD2_DE	0			C2_6	0					RGMII_RX_CTL	Ī
LCD27	4				C2_7	0					RGMII_RXD0	Ī
LCD28											RGMII_RXD1	Ī
LCD29											RGMII_RXD2	I
LCD30	ス と	~									RGMII_RXD3	Ī

2.9. Dedicated I/O (9)

Pin No.	Name	Type	Reset	Descriptions
W21	DGPIO0*	<u>/</u> O	I p/u	
W19	DGPIO1*	1/0	I p/u	
Y22	DGPIO2*	I/O	I p/d	
AA22	DGPIO3*	I/O	I p/d	Dedicated IO (refer to below table)
V19	DGPIO4*	I/O	I p/d	Dedicated IO (Teref to below table)
W22	DGPIO5*	I/O	I p/d	
V22	DGPIO6*	I/O	I p/d	
V21	DGPIO7*	I/O	I p/d	

2022/01/06 - 30 - Version 0.3





Name	UART / LED		I2C / PWM / CLK		SPI		RGMII		RMII		Fucntion	
DGPIO0			I2C10_2_SCL	0							(SD1_CD)	ı
DGPIO1			I2C10_2_SDA	0							(SD1_WP)	-
DGPIO2			PWM4_2	0	SPI4_2_CLK	0					/	
DGPIO3			PWM5_2	0	SPI4_2_CS	0						
DGPIO4	SATA_LED	0	PWM6_2	0	SPI4_2_DO	10					1	
DGPIO5	UART9_2_TX	0	PWM7_2	0	SPI4_2_DI	10	RGMII_MDC	0	RMII_MDC	0	(SD2_CD)	1
DGPIO6	UART9_2_RX	-	SP_CLK_1	0			RGMII_MDIO	I/O	RMII_MDIO	I/O	(SD2_WP)	1
DGPIO7	UART9_2_RTS	0					ETH_ 25MHz	0	ETH_25MHz	0	(VBUSI)	1
DGPIO8	UART9_2_CTS	-					ETH_RESETn	0	ETH_RESETn	0	(VBUSI)	ı

2.10. ADC interface (4)

Pin No.	Name	Type	Reset	Descriptions
M20	AD_IN0 /	AIO	_	General ADC 0 Input with buffer
IVIZO	AGPIO0*	2	_	General Purpose IO
M19	AD_IN1* /	۸I		General ADC 1 Input with configurable trigger function
IVITS	AGPIO1* / AIO	AIO	-	General Purpose IO
M22	AD_IN2* /	AIO		General ADC 2 Input with configurable trigger function
IVIZZ	AGPIO2*	AIO	-	General Purpose IO
M21	AD_IN3 /	/ 410		General ADC 3 Input with buffer
IVIZ I	AGPIO3*	AIO	-	General Purpose IO

2.11. Audio Codec(7)

Pin No.	Name	Туре	Reset	Descriptions				
U6	AUD_VCM	AO	ā/(C	Decoupling for audio codec reference voltage.				
AA6	MIC_R_INP	Al	X41 /	Right channel microphone differential input positive side.				
AB6	MIC_R_INN	AI \\	4	Right channel microphone differential input negative side.				
AA5	MIC_L_INP (Al	7	Left channel microphone differential input positive side.				
AB5	MIC_L_INN	AI	Y _	Left channel microphone differential input negative side.				
Y5	LINE_OUT_R	AO	-	Right channel Line output.				
W5	LINE_OUT_L	AO	-	Left channel Line output.				

2.12. HDMI (11)

Pin No.	Name	Туре	Reset	et Descriptions					
AB10	HDMI_TXCP	AO		TMDS Low Voltage Differential Signal Output Clock					
AA10	HDMI_TXCN	AO	-	ΓMDS Low Voltage Differential Signal Output Clock					
Y11	HDMI_TX0P								
W11	HDMI_TX0N								
AB12	HDMI_TX1P	AO		TMDS Low Voltage Differential Signal Output Data					
AA12	HDMI_TX1N	AU	-						
Y13	HDMI_TX2P								
W13	HDMI_TX2N								
V17	DDC_SDA /	I/OD	L n/u	Display Data Channel SDA. DDCSDA is 5V tolerance					
V 17	P_GPIO[35]	I/OD _{5VT}	I p/u	input.					
V18	DDC_SCL /	I/OD _{5VT}	I p/u	Display Data Channel SCL. DDCSCL is 5V tolerance					

2022/01/06 - 31 - Version 0.3



P_GPIO[36]			input.
V16 HDMI_PLUG / P_GPIO[37]*	I/O _{5VT}	I p/d	Hot Plug Detect. HOTPLUG is 5V tolerance input.

2.13. MIPI DSI (11)

Pin No.	Name	Туре	Reset	Descriptions
AB9	DSI_D2N / DSI_GPIO0*	AIO	ı	
AA9	DSI_D2P / DSI_GPIO1*	AIO	-	MIDLIDSL or MIDLICSL differential data lane input / output
Y8	DSI_D0N / DSI_GPIO2*	AIO	-	MIPI DSI or MIPI CSI differential data lane input / output
W8	DSI_D0P / DSI_GPIO3*	AIO	ı	
AB8	DSI_CKN / DSI_GPIO4*	AIO	-	MIDL DCI or MIDL CCI differential about loss output
AA8	DSI_CKP / DSI_GPIO5*	AIO	-	MIPI DSI or MIPI CSI differential clock lane output
AB7	DSI_D1N / DSI_GPIO6*	AIO	-	
AA7	DSI_D1P / DSI_GPIO7*	AIO	, -	MIPI DSI or MIPI CSI differential data lane input / output
Y7	DSI_D3N / DSI_GPIO8*	AlO		ivile) DSI of Wile) CSI differential data farie input / output
W7	DSI_D3P V DSI_GPIO9*	AIO	n C	
kell	DSI_GPIO10* / BS7	AIO		BS7: DSI_PROT_EN Enable DSI function. 0: DSI PHY function disabled 1: DSI PHY function available

Name	MIPI DSI		MIPI CSI		Peripheral		UART / SIF			
DSI_GPIO0	DSI_D2N	0	CSI_D2N	0	SPI1_2_CLK	0	UART5_2_TX	0		
DSI_GPIO1	DSI_D2P	9	CSI_D2P	0	SPI1_2_CS	0	UART5_2_RX	ı		
DSI_GPIO2	DSI_D0N	0	ČSI_D0N	0	SPI1_2_DO	Ю	UART5_2_RTS	0		
DSI_GPIO3	DSI_D0P	0	CSI_D0P	0	SPI1_2_DI	Ю	UART5_2_CTS	-		
DSI_GPIO4	DSI_CKN	0	CSI_CKN	0	I2C4_3_SCL	0	UART6_2_TX	0		
DSI_GPIO5	DSI_CKP	0	CSI_CKP	0	I2C4_3_SDA	Ю	UART6_2_RX	-		
DSI_GPIO6	DSI_D1N	0	CSI_D1N	0	PWM0_2	0	UART6_2_RTS	0		
DSI_GPIO7	DSI_D1P	0	CSI_D1P	0	PWM1_2	0	UART6_2_CTS	-		
DSI_GPIO8	DSI_D3N	0	CSI_D3N	0	PWM2_2	0	SIF0_3_CLK	0		
DSI_GPIO9	DSI_D3P	0	CSI_D3P	0	PWM3_2	0	SIF0_3_CS	0		
DSI_GPIO10	DSI_TE	Ī			SP_CLK2_1	0	SIF0_3_DAT	0		

2.14. USB device interface (8)

ı	Pin No.	Name	Type	Reset	Descriptions				
	W20	USB3/SATA_TXP	AI/O	-	USB3.0 SS Differential Transmit Data Plus (TX+)				
	Y20	USB3/SATA_TXN	AI/O	-	USB3.0 SS Differential Transmit Data Minus (TX-)				

2022/01/06 - 32 - Version 0.3





AA21	USB3/SATA_RXP	AI/O	-	USB3.0 SS Differential Receive Data Plus (RX+)
AB21	USB3/SATA_RXN	AI/O	-	USB3.0 SS Differential Receive Data Minus (RX-)
AA19	USB2_DP0	AI/O	-	USB2.0 FS/HS Differential Data Plus (D+)
AB19	USB2_DM0	AI/O	-	USB2.0 FS/HS Differential Data Minus (D-)
AA18	USB2_DP1	AI/O	-	USB2.0 FS/HS Differential Data Plus (D+)
AB18	USB2_DM1	AI/O	-	USB2.0 FS/HS Differential Data Minus (D-)

2.15. Power (128)

Pin No.	Name	Type	Descriptions			
L11, L12, M11, M12, N10, N11, N12, N13	VDDK(8)	Р	Core Power			
J9, J10, J11, J12, J13, K9, K10, K11, K12, K13, L9, L10, L13, M9, M10, M13, N9	VDDK1(17)	Р	Core Power			
G15	VDD18_SNP1	Р	Digital 1.8V power for IO post driver			
L16	VDD18_SDSN	Р	Digital 1.8V power for IO post driver			
G 9	VDD18_MCP2	Р	Digital 1.8V power for IO post driver			
T12	VDD18_LD	Р	Digital 1.8V power for IO post driver			
R11, T11	VDDM_LCD(2)	Р	Multi-level IO power for LCD interface			
H15	VDDM_SN	Р	Multi-level IO power for sensor interface			
G8	VDDM_MC	Р	Multi-level IO power for Memory Card			
J15	VDDM_PIO1	Р	Multi-level IO power for Peripheral			
G10	VCC33_PIO2	Р	3.3V IO power for Peripheral			
L17	VCC33_LDO1	Р	3.3V power for SD LDO			
K17	VCC33_LDO2	Р	3.3V power for SD LDO			
R12	VCC33_DIO	Р	General 3.3V I/O Power			
A1, A22, B4, C10, D2, D4, E15, G1, G4, H8, H9, H10, H11, H12, H13, H14, J5, J8, J14, K2, K8, K14, L8, L14, M2, M5, M8, M14, N4, N8, N14, P1, P8, P9, P10, P11, P12, P13, P14, R16, T3, U1, U10, V5, W2, Y10, Y12, Y19, Y21, AA4, AB1, AB22	GND(52)	Р	Digital Ground			
N17	VDD18_VBAT	Р	Battery input power for power button controller			
N15	VCC33_RTC	Р	RTC Power			
T17	VDDK_STBC	Р	Core Power for Power Management Controller			
R17	VDD18_STBC	Р	Digital 1.8V power for Power Management Controller			

2022/01/06 - 33 - Version 0.3






			<u></u>
R14	VCC33_STBC	Р	Digital 3.3V power for Power Management Controller
T13	AVDD18_ARMPLL	Р	Analog 1.8V power for CPU PLL
R13	GND_ARMPLL	Р	Ground for CPU PLL
P15, P16	AVDD18_MPLL	Р	Analog 1.8V power for Multiple PLL
R20	GND_MPLL	Р	Ground for Multiple PLL
G7, T7	AVDDK_DDR (2)	Р	Analog core power for DDR PHY
J7, K7, N7, P7	VDDQ_DDR (4)	Р	IO power for DDR4/LPDDR4/LPDDR4X
J7, K7, N7	VDDQX_DDR (3)	Р	Low IO power for DDR4/LPDDR4/LPDDR4X
L7	AVDD18_LDO_DDR	P	Analog 1.8V power for DDR LDO
G11	AVDDK_HSI1	Р	Analog core power for HSI PHY
G14	AVDDK_HSI2	Р	Analog core power for HSI PHY
G12	AVDD18_HSI1	Р	Analog 1.8V power for HSI Receiver
G13	AVDD18_HSI2	Р	Analog 1.8V power for HSI Receiver
M15	VDD18_ADC	Р	Digital 1.8V power for General Purpose ADC
T8	AVDD18_AAD	Р	Analog 1.8V power for Audio ADC
R8	AVDD18_AU	Р	Analog 1.8V power for Audio DAC
Y6	AGND_AUD	Р	Ground for Audio Codec
R10	AVDD18_HDMI_1	Р	Analog 1.8V power for HDMI Transmitter
T10	AVDD18_HDMI_2	Р	Analog 1.8V power for HDMI Transmitter
R9	AVDDK_DSI	Р	Analog core power for MIPI DSI circuit
Т9	AVDD18_DSI	Р	Analog 1.8V power for MIPI DSI Transmitter
V8	AGND_DSI	Р	Ground for DSI
T15	AVDD18_U2	Р	Analog 1.8V power for USB 2.0 interface
T14	VCC33_U2	Р	3.3V power for USB 2.0 interface
T16	AVDDK_U3	Р	Analog core power for USB 3.0 circuit
R15	AVDD18_U3	Р	Analog 1.8V power for USB 3.0 interface
F7	ETP	-	Connected 100K Ohm resistor to ground
	11/41		<u> </u>




Package Information

3.

FC-CSP-437, 15 x 15 mm²






Top View

Side View

			1				
	A	Symbol	Comm	nsions			
	Axis	Symbol	MIN.	NOM.	MAX.		
Body Stze:		Ε	14.90	15.00	15.10		
		D	14.90	15.00	15.10		
Ball Pitch:		e		0.65			
Total Thickness:		A			1.20		
Mold Thickness:			0.425	0.450	0.475		
Substrate Thickness:			0.234	0.264	0.294		
Ball Dlameter:				0.35			
Stand Off:		A1	0.23	0.28	0.33		
Ball Width:		ь	0.31	0.36	0.41		
Package Edge Tolerance:		ppp		0.1			
Mold Flatness:		bbb		0.15			
Coplanarity:		ddd		0.1			
Ball Offset (Package):		cee	0.15				
Ball Offset (Ball):		fff		80.0			
Ball Count:		n		437			
Edge Ball Center to Center:	Х	E1	13.65				
Lago Dan Carter to Carter.	Y	D1	13.65				
Edge Ball Center to Package Edge:	Х	g		0.675 Ref.			
Edge bull Center to Fdckdge Edge:		f	0.675 Ref.				





Important Notice

NT98530 is a product that is not specifically designed and marketed, and shall not be directly and/or knowingly sold or used as to be incorporated into, any of the following products:

- (i) military products or proliferation application (including but not limited to missiles, nuclear, chemical and biological weapons); or
- (ii) commercial space products or applications that are controlled under the U.S. Munitions List (USML); or
- (iii) medical appliances; and
- (iv) automotive driver safety assistant system

furthermore, NT98530 shall not be directly and knowingly shipped to any country subject to "embargo" or exported to, re-exported to, transferred to, or used by any restricted entity, including but not limited to those listed on the U.S. Department of Commerce Entity List, under the U.S. laws and or its applicable regulations (e.g., the U.S. Export Administration Regulations) in effect from time to time.