Product Version 5.1 January 2004

© 1996-2004 Cadence Design Systems, Inc. All rights reserved. Printed in the United States of America.

Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 1-800-862-4522.

All other trademarks are the property of their respective holders.

Restricted Print Permission: This publication is protected by copyright and any unauthorized use of this publication may violate copyright, trademark, and other laws. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. This statement grants you permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used solely for personal, informational, and noncommercial purposes;
- 2. The publication may not be modified in any way;
- 3. Any copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement; and
- 4. Cadence reserves the right to revoke this authorization at any time, and any such use shall be discontinued immediately upon written notice from Cadence.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. The information contained herein is the proprietary and confidential information of Cadence or its licensors, and is supplied subject to, and may be used only by Cadence's customer in accordance with, a written agreement between Cadence and its customer. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

Contents

<u> Preface</u> 19
Related Documents
Internet Mail Address
Typographic and Syntax Conventions
- Typograpino ana Gymax Gorwondono
1
<u></u>
Verilog-A Language Overview
<u>Describing a System</u>
Analog Systems
Nodes
Conservative Systems
Signal-Flow Systems 2
Mixed Conservative and Signal-Flow Systems
Simulator Flow
<u></u>
<u>2</u>
= <u>Creating Modules</u>
<u>Overview</u>
<u>Declaring Modules</u>
Declaring the Module Interface
Module Name
Ports
<u>Parameters</u>
<u>Parameters</u>
Defining Analog Behavior with Control Flow
Using Integration and Differentiation with Analog Signals
Using Internal Nodes in Modules
Using Internal Nodes in Behavioral Definitions
Using Internal Nodes in Higher Order Systems

Instantiating Modules with Netlists	42
<u>3</u>	
Lexical Conventions	43
White Space	
Comments	
<u>Identifiers</u>	
Ordinary Identifiers	
Escaped Names	
Scope Rules	
 Numbers	
Integer Numbers	46
Real Numbers	46
<u>4</u>	
Data Types and Objects	49
Integer Numbers	50
Real Numbers	
Converting Real Numbers to Integer Numbers	
Parameters	
Specifying a Parameter Type	
Specifying Permissible Values	53
Natures	54
Declaring a Base Nature	55
<u>Disciplines</u>	57
Binding Natures with Potential and Flow	58
Compatibility of Disciplines	
Net Disciplines	
Named Branches	
Implicit Branches	64
<u>5</u>	
	<u> </u>
Statements for the Analog Block	
Assignment Statements	67

Procedural Assignment Statements in the Analog Block	36
Branch Contribution Statement	
Indirect Branch Assignment Statement	
Sequential Block Statement	
Conditional Statement	72
Case Statement	72
Repeat Statement	73
While Statement	74
For Statement	74
Generate Statement	75
<u>6</u>	
Operators for Analog Blocks	7 9
Overview of Operators	30
Unary Operators	
Binary Operators	31
Bitwise Operators	34
Ternary Operator	35
Operator Precedence	36
Expression Short-Circuiting	36
7	
Built-In Mathematical Functions	37
Standard Mathematical Functions 8	38
 <u>Trigonometric and Hyperbolic Functions</u>	
8	
_	
Detecting and Using Analog Events) 1
Detecting and Using Events S	
Initial step Event	
Final step Event 9	
Cross Event	
Above Event) 5
Timer Event	97

<u>9</u>
Simulator Functions99
Announcing Discontinuity10
Bounding the Time Step
Finding When a Signal Is Zero
Querying the Simulation Environment
Obtaining the Current Simulation Time
Obtaining the Current Ambient Temperature
Obtaining the Thermal Voltage
Obtaining and Setting Signal Values
Accessing Attributes
Analysis-Dependent Functions
Determining the Current Analysis Type
Implementing Small-Signal AC Sources
Implementing Small-Signal Noise Sources
Generating Random Numbers112
Generating Random Numbers in Specified Distributions
Uniform Distribution
Normal (Gaussian) Distribution114
Exponential Distribution
Poisson Distribution
Chi-Square Distribution116
Student's T Distribution
Erlang Distribution
Interpolating with Table Models118
Analog Operators
Restrictions on Using Analog Operators
Limited Exponential Function
Time Derivative Operator
Time Integral Operator12
Circular Integrator Operator
Delay Operator
Transition Filter
Slew Filter
Implementing Laplace Transform S-Domain Filters

Implementing Z-Transform Filters	37
Displaying Results	
<u>\$strobe</u>	ļ1
<u>\$display</u>	ļ4
<u>\$write</u>	14
Specifying Power Consumption	
Working with Files	ŀ6
Opening a File14	ŀ6
Writing to a File14	ŀ6
Closing a File	50
Exiting to the Operating System15	50
Entering Interactive Tcl Mode15	51
<u>User-Defined Functions</u>	52
Declaring an Analog User-Defined Function	52
Calling a User-Defined Analog Function	3
10 Instantiating Modules and Primitives	5
Instantiating Verilog-A Modules	56
Creating and Naming Instances	
Creating Arrays of Instances	57
Mapping Instance Ports to Module Ports	57
Connecting the Ports of Module Instances	38
Port Connection Rules	SC
Overriding Parameter Values in Instances	SC
Overriding Parameter Values from the Instantiation Statement	iC
Instantiating Analog Primitives	
Instantiating Analog Primitives that Use Array Valued Parameters	
Instantiating Modules that Use Unsupported Parameter Types	
<u>Using Inherited Ports</u>	
Using an m-factor (Multiplicity Factor)	
Passing an m-factor Down the Hierarchy	
Accessing an Inherited m-factor	
Example: Using an m-factor	
Including Verilog-A Modules in Spectre Subcircuits	7ز

11 Controlling the Compiler
Using Compiler Directives 170 Implementing Text Macros 170 `define Compiler Directive 170
<u>`undef Compiler Directive</u>
Including Files at Compilation Time 172 Setting Default Rise and Fall Times 173 Resetting Directives to Default Values 173
<u>12</u>
Using an Analog HDL in Cadence Analog Design
Environment 175
Creating Cellviews Using the Cadence Analog Design Environment
Preparing a Library
Creating the Symbol View
<u>Using Blocks</u>
Creating an Analog HDL Cellview from a Symbol or Block
Descend Edit
Creating an Analog HDL Cellview185
Creating a Symbol Cellview from an Analog HDL Cellview
Using Escaped Names in the Cadence Analog Design Environment
Defining Quantities
spectre/spectreVerilog Interface (Spectre Direct)
spectreS/spectreSVerilog Interface (Socket)191
Using Multiple Cellviews for Instances
Creating Multiple Cellviews for a Component192
Modifying the Parameters Specified in Modules
Switching the Cellview Bound with an Instance
Example Illustrating Cellview Switching
Multilevel Hierarchical Designs
Including Verilog-A and SpectreHDL through Model Setup
Netlisting Analog HDL Modules

Netlisting Analog HDL Modules for spectreS21	12
Hierarchical Analog HDL Modules21	14
Using a Hierarchy21	
Using Models with an Analog HDL	
Models in Modules	
Saving AHDL Variables	
Displaying the Waveforms of Variables	
Displaying the Waveforms of Variables for spectreS	21
13	
Advanced Modeling Examples) =
Electrical Modeling	
Thin-Film Transistor Model	
Mechanical Modeling	
Car on a Bumpy Road	
<u>Gearbox</u>	
<u>A</u>	
Nodal Analysis25	51
<u></u>	
Simulating a System 25	
Transient Analysis	
<u>B</u>	
Analog Probes and Sources	55
Overview of Probes and Sources	
<u>Probes</u>	
Port Branches	
<u>Sources</u>	57
Unassigned Sources25	59
Switch Branches	59
Examples of Sources and Probes	30

Linear Conductor26Linear Resistor26RLC Circuit26Simple Implicit Diode26	61 61
C	-
	~~
Standard Definitions26	
<u>disciplines.vams File</u>	
constants.vams File	68
_	
<u>D</u>	
Sample Model Library20	69
Analog Components2	71
Analog Multiplexer	
Current Deadband Amplifier	
Hard Current Clamp	
Hard Voltage Clamp	
Open Circuit Fault	
Operational Amplifier	
Constant Power Sink	
Short Circuit Fault	
Soft Current Clamp	
Soft Voltage Clamp	
Self-Tuning Resistor	
Untrimmed Capacitor	
Untrimmed Inductor 28	
Untrimmed Resistor	
Voltage Deadband Amplifier	
 <u>Voltage-<mark>Control</mark>led Variable-Gain Amplifier</u> 28	
Basic Components	
Resistor	88
 Capacitor	89
Inductor	
Voltage-Controlled Voltage Source	
Current-Controlled Voltage Source	

Voltage-Controlled Current Source	293
Current-Controlled Current Source	
<u></u>	
Control Components	296
Error Calculation Block	296
Lag Compensator	297
Lead Compensator	298
Lead-Lag Compensator	299
Proportional Controller	300
Proportional Derivative Controller	301
Proportional Integral Controller	302
Proportional Integral Derivative Controller	
Logic Components	
AND Gate	304
NAND Gate	305
OR Gate	306
NOT Gate	307
NOR Gate	
XOR Gate	
XNOR Gate	310
D-Type Flip-Flop	311
Clocked JK Flip-Flop	
JK-Type Flip-Flop	
Level Shifter	
RS-Type Flip-Flop	
<u>Trigger-Type (Toggle-Type) Flip-Flop</u>	
Half Adder	
Full Adder	319
Half Subtractor	320
Full Subtractor	
Parallel Register, 8-Bit	
Serial Register, 8-Bit	
Electromagnetic Components	
DC Motor	
Electromagnetic Relay	
Three-Phase Motor	

	Divider	360
	Exponential Function	361
	Multiplier	
	Natural Log Function	
	Polynomial	
	Power Function	
	Reciprocal	366
	Signed Number	
	Square	
	Square Root	
	Subtractor	
	Subtractor, 4 Numbers	
Me	easure Components	
	ADC, 8-Bit Differential Nonlinearity Measurement	
	ADC, 8-Bit Integral Nonlinearity Measurement	
	Ammeter (Current Meter)	
	DAC, 8-Bit Differential Nonlinearity Measurement	375
	DAC, 8-Bit Integral Nonlinearity Measurement	
	Delta Probe	
	Find Event Probe	
	Find Slope	380
	Frequency Meter	
	Offset Measurement	
	Power Meter	383
	Q (Charge) Meter	
	Sampler	
	Slew Rate Measurement	
	Signal Statistics Probe	388
	Voltage Meter	
	Z (Impedance) Meter	
Ме	echanical Systems	
	<u>Gearbox</u>	
	Mechanical Damper	
	Mechanical Mass	
	Mechanical Restrainer	
	 Road	

Mechanical Spring	397
Wheel	
Mixed-Signal Components	399
Analog-to-Digital Converter, 8-Bit	399
Analog-to-Digital Converter, 8-Bit (Ideal)	
<u>Decimator</u>	
Digital-to-Analog Converter, 8-Bit	402
Digital-to-Analog Converter, 8-Bit (Ideal)	403
Sigma-Delta Converter (first-order)	404
Sample-and-Hold Amplifier (Ideal)	405
Single Shot	406
Switched Capacitor Integrator	407
Power Electronics Components	408
Full Wave Rectifier, Two Phase	
Half Wave Rectifier, Two Phase	409
Thyristor	410
Semiconductor Components	411
<u>Diode</u>	411
MOS Transistor (Level 1)	412
MOS Thin-Film Transistor	414
N JFET Transistor	415
NPN Bipolar Junction Transistor	416
Schottky Diode	418
Telecommunications Components	419
AM Demodulator	419
AM Modulator	420
Attenuator	421
Audio Source	422
Bit Error Rate Calculator	423
Charge Pump	424
Code Generator, 2-Bit	425
Code Generator, 4-Bit	426
<u>Decider</u>	427
Digital Phase Locked Loop (PLL)	428
Digital Voltage-Controlled Oscillator	429
FM Demodulator	

FM Modulator	431
Frequency-Phase Detector	
 <u>Mixer</u>	
Noise Source	
PCM Demodulator, 8-Bit	435
PCM Modulator, 8-Bit	436
Phase Detector	437
Phase Locked Loop	438
PM Demodulator	439
PM Modulator	440
QAM 16-ary Demodulator	441
Quadrature Amplitude 16-ary Modulator	443
QPSK Demodulator	444
QPSK Modulator	445
Random Bit Stream Generator	446
Transmission Channel	447
Voltage-Controlled Oscillator	448
_	
<u>E</u>	
Verilog-A Keywords	449
Keywords to Support Backward Compatibility	452
	
F	
Understanding Error Messages	450
Onderstanding Little Messages	453
<u>G</u>	
Getting Ready to Simulate	455
Creating a Verilog-A Module Description	
File Extension .va	
include Compiler Directive	
Creating a Spectre Netlist File	
Including Files in a Netlist	
Naming Requirements for SPICE-Mode Netlisting	
Modifying Absolute Tolerances	

Modifying abstol in Standalone Mode Modifying abstol in the Cadence Analog Design Environment	
<u>H</u>	
Unsupported Elements of Verilog-A	465
 _	
<u>I</u>	
Updating Verilog-A Modules	469
Suggestions for Updating Models	
<u>Current Probes</u>	
Analog Functions	
NULL Statements	
inf Used as a Number	
Changing Delay to Absdelay	
Changing \$realtime to \$abstime	
Changing bound step to \$bound step	472
Changing Array Specifications	
Chained Assignments Made Illegal	473
Real Argument Not Supported as Direction Argument	473
\$limexp Changed to limexp	474
'if 'MACRO is Not Allowed	474
\$warning is Not Allowed	474
discontinuity Changed to \$discontinuity	474
1	
<u>J</u>	
Creating ViewInfo for an ahdl Cellview	475
ahdlUpdateViewInfo	475
<u>Description</u>	475
Arguments	475
Example 1	475
Example 2	476
Example 3	476

| Glossary |
 |
. 4 | 177 |
|----------|------|------|------|------|------|------|------|------|------|------|---------|-----|
| Index |
 |
. 4 | 483 |

Preface

This manual describes the Cadence[®] Verilog[®]-A language, the analog subset of the Verilog-AMS language. With Verilog-A, you can create and use modules that describe the high-level behavior of components and systems. The guidance given here is designed for users who are familiar with the development, design, and simulation of circuits and with high-level programming languages, such as C.

The preface discusses the following:

- Related Documents on page 19
- Internet Mail Address on page 20
- Typographic and Syntax Conventions on page 20

Related Documents

For more information about Verilog-A and related products, consult the sources listed below.

- <u>Cadence Analog Design Environment User Guide</u>
- Component Description Format User Guide
- <u>Virtuoso Schematic Composer User Guide</u>
- Verilog-A Debugging Tool User Guide
- Cadence Hierarchy Editor User Guide
- Instance-Based View Switching Application Note
- Spectre Circuit Simulator Reference
- Spectre Circuit Simulator User Guide
- SpectreHDL Reference

Internet Mail Address

You can send product enhancement requests and report obscure problems to Customer Support. For current phone numbers and e-mail addresses, see

http://sourcelink.cadence.com/supportcontacts.html

For help with obscure problems, please include the following in your e-mail:

The license server host ID

To determine what your server's host ID is, use the SourceLink[®] Subscription Service (http://Sourcelink.cadence.com/hostid/) for assistance.

- A description of the problem
- The version of the SpectreHDL product that you are using

The version of the SpectreHDL product described here is 4.4.5.

- A netlist and all included files including analog hardware design language (AHDL) modules so that Customer Support can reproduce the problem
- Output logs and error messages

Typographic and Syntax Conventions

Special typographical conventions are used to emphasize or distinguish certain kinds of text in this document. The formal syntax used in this reference uses the definition operator, := , to define the more complex elements of the Verilog-A language in terms of less complex elements.

■ Lowercase words represent syntactic categories. For example,

```
module_declaration
```

Some names begin with a part that indicates how the name is used. For example,

```
node_identifier
```

represents an identifier that is used to declare or reference a node.

Boldface words represent elements of the syntax that must be used exactly as presented. Such items include keywords, operators, and punctuation marks. For example,

endmodule

Preface

Vertical bars indicate alternatives. You can choose to use any one of the items separated by the bars. For example,

```
attribute ::=
    abstol
    access
    ddt_nature
    idt_nature
    units
    huge
    blowup
    identifier
```

■ Square brackets enclose optional items. For example,

```
input declaration ::=
    input [ range ] list_of_port_identifiers ;
```

■ Braces enclose an item that can be repeated zero or more times. For example,

```
list_of_ports ::=
     ( port { , port } )
```

Code examples are displayed in Courier font.

```
/* This is an example of Courier font.*/
```

Within the text, the variables are in Courier italic. This is an example of the Courier italic font.

Within the text, the keywords, filenames, names of natures, and names of disciplines are set in Courier font, like this: keyword, file_name, name_of_nature, name_of_discipline.

If a statement is too long to fit on one line, the remainder of the statement is indented on the next line, like this:

To distinguish Verilog-A module descriptions from netlists, the netlists are enclosed in boxes and include a comment line at the beginning identifying them as netlists. Here is a sample netlist:

1

Modeling Concepts

This chapter introduces some important concepts basic to using the Cadence[®] Verilog[®]-A language, including

- <u>Verilog-A Language Overview</u> on page 24
- <u>Describing a System</u> on page 25
- Analog Systems on page 26

Modeling Concepts

Verilog-A Language Overview


The Verilog-A language is a high-level language that uses modules to describe the structure and behavior of analog systems and their components. With the analog statements of Verilog-A, you can describe a wide range of conservative systems and signal-flow systems, such as electrical, mechanical, fluid dynamic, and thermodynamic systems.

To simulate systems that contain Verilog-A components, you must have the SpectreS or SpectreSVerilog simulator installed on your system. For more information, refer to the Spectre Circuit Simulator Reference.

To describe a system, you must specify both the structure of the system and the behavior of its components. In Verilog-A with the Spectre[®] Circuit simulator, you define structure at different levels. At the highest level, you define overall system structure in a netlist. At lower, more specific levels, you define the internal structure of modules by defining the interconnections among submodules.

To specify the behavior of individual modules, you define mathematical relationships among their input and output signals.

After you define the structure and behavior of a system, the simulator derives a descriptive set of equations from the netlist and modules. The simulator then solves the set of equations to obtain the system response.



The simulator uses Kirchhoff's Potential and Flow laws to develop a set of descriptive equations and then solves the equations with the Newton-Raphson method. See <u>Appendix A</u>, <u>"Nodal Analysis,"</u> for additional information.

To introduce the algorithms underlying system simulation, the following sections describe

Modeling Concepts

- What a system is
- How you specify the structure and behavior of a system
- How the simulator develops a set of equations and solves them to simulate a system

Describing a System

A *system* is a collection of interconnected components that produces a response when acted upon by a stimulus. A *hierarchical system* is a system in which the components are also systems. A *leaf component* is a component that has no subcomponents. Each leaf component connects to zero or more nets. Each net connects to a signal which can traverse multiple levels of the hierarchy. The behavior of each component is defined in terms of the values of the nets to which it connects.


A *signal* is a hierarchical collection of nets which, because of port connections, are contiguous. If all the nets that make up a signal are in the discrete domain, the signal is a *digital signal*. If all the nets that make up a signal are in the continuous domain, the signal is an *analog signal*. A signal that consists of nets from both domains is called a *mixed signal*.

Similarly, a port whose connections are both analog is an *analog port*, a port whose connections are both digital is a *digital port*, and a port with one analog connection and one

Modeling Concepts

digital connection is a *mixed port*. The components interconnect through ports and nets to build a hierarchy, as illustrated in the following figure.

System Terminology



Analog Systems

The information in the following sections applies to analog systems such as the systems you can simulate with Verilog-A.

Nodes

A node is a point of physical connection between nets of continuous-time descriptions. Nodes obey conservation-law semantics.

Modeling Concepts

Conservative Systems

A *conservative system* is one that obeys the laws of conservation described by Kirchhoff's Potential and Flow laws. For additional information about these laws, see <u>"Kirchhoff's Laws"</u> on page 252.


In a conservative system, each node has two values associated with it: the potential of the node and the flow out of the node. Each branch in a conservative system also has two associated values: the potential across the branch and the flow through the branch.

Reference Nodes

The potential of a single node is defined with respect to a reference node. The reference node, called *ground* in electrical systems, has a potential of zero.

Reference Directions

Each branch has a reference direction for the potential and flow. For example, consider the following schematic. With the reference direction shown, the potential in this schematic is positive whenever the potential of the terminal marked with a plus sign is larger than the potential of the terminal marked with a minus sign.



Verilog-A uses associated reference directions. Consequently, a positive flow is defined as one that enters the branch through the terminal marked with the plus sign and exits through the terminal marked with the minus sign.

Signal-Flow Systems

Unlike conservative systems, signal-flow systems associate only a single value with each node. Verilog-A supports signal-flow modeling.

Mixed Conservative and Signal-Flow Systems

With Verilog-A, you can model systems that contain a mixture of conservative nodes and signal-flow nodes. Verilog-A accommodates this mixing with semantics that can be used for both kinds of nodes.

Modeling Concepts


Simulator Flow

After you specify the structure and behavior of a system, you submit the description to the simulator. The simulator then uses Kirchhoff's laws to develop equations that define the values and flows in the system. Because the equations are differential and nonlinear, the simulator does not solve them directly. Instead, the simulator uses an approximation and solves the equations iteratively at individual time points. The simulator controls the interval between the time points to ensure the accuracy of the approximation.

At each time point, iteration continues until two convergence criteria are satisfied. The first criterion requires that the approximate solution on this iteration be close to the accepted solution on the previous iteration. The second criterion requires that Kirchhoff's Flow Law be adequately satisfied. To indicate the required accuracy for these criteria, you specify tolerances. For a graphical representation of the analog iteration process, see the <u>Simulator Flow</u> figure on page 29. For more details about how the simulator uses Kirchhoff's laws, see <u>"Simulating a System"</u> on page 253.

Modeling Concepts

Simulator Flow



Cadence Verilog-A Language Reference Modeling Concepts

2

Creating Modules

This chapter describes how to use modules. The tasks involved in using modules are basic to modeling in Cadence $^{^{\circledR}}$ Verilog $^{^{\circledR}}$ -A.

- <u>Declaring Modules</u> on page 32
- <u>Declaring the Module Interface</u> on page 33
- <u>Defining Module Analog Behavior</u> on page 37
- <u>Using Internal Nodes in Modules</u> on page 40

Creating Modules

Overview

This chapter introduces the concept of modules. Additional information about modules is located in <u>Chapter 10</u>, "<u>Instantiating Modules and Primitives</u>," including detailed discussions about declaring and connecting ports and about instantiating modules.

The following definition for a digital to analog converter illustrates the form of a module definition. The entire module is enclosed between the keywords module and endmodule or macromodule and endmodule.

Declaring Modules

To declare a module, use this syntax.

```
module declaration ::=
        module keyword module identifier [ ( list of ports ) ];
        [ module_items ]
        endmodule
module keyword ::=
        module
        macromodule
module items ::=
        { module_item }
        analog_block
module item ::=
        module_item_declaration
        module_instantiation
module item declaration ::=
        parameter_declaration
        input_declaration
        output_declaration
        inout_declaration
        ground_declaration
```

Creating Modules

integer_declaration
net_discipline_declaration
real_declaration

module_identifier The name of the module being declared.

list_of_ports An ordered list of the module's ports. For details, see Ports on

page 34.

module_items The different types of declarations and definitions. Note that you

can have no more than one analog block in each module.

For information about	Read
Analog blocks	"Defining Module Analog Behavior" on page 37
Parameter overrides	"Overriding Parameter Values in Instances" on page 160
Module instantiation	"Instantiating Verilog-A Modules" on page 156
Parameter declarations	"Parameters" on page 51
Input, output, and inout declarations	"Port Direction" on page 35
Integer declarations	"Integer Numbers" on page 50
Net discipline declarations	"Net Disciplines" on page 62
Real declarations	"Real Numbers" on page 50
Analog function declarations	"User-Defined Functions" on page 152

Declaring the Module Interface

Use the module interface declarations to define

- Name of the module
- Ports of the module
- Parameters of the module

For example, the module interface declaration

```
module res(p, n) ;
inout p, n ;
```

Creating Modules

```
electrical p, n ;
parameter real r = 0 ;
```

declares a module named res, ports named p and n, and a parameter named r.

Module Name

To define the name for a module, put an identifier after the keyword module or macromodule. Ensure that the new module name is unique among other module, schematic, subcircuit, and model names, and any built-in Spectre[®] circuit simulator primitives. If your module has any ports, list them in parentheses following the identifier.

Ports

To declare the ports used in a module, use port declarations. To specify the type and direction of a port, use the related declarations described in this section.

For example, these code fragments illustrate possible port declarations.

Port Type

To declare the type of a port, use a net discipline declaration in the body of the module. If you do not declare the type of a port, you can use the port only in a structural description. In other words, you can pass the port to module instances, but you cannot access the port in a behavioral description. Net discipline declarations are described in "Net Disciplines" on page 62.

Ports declared as vectors must use identical ranges for the port type and port direction declarations.

Creating Modules

Port Direction

You must declare the port direction for every port in the list of ports section of the module declaration. To declare the direction of a port, use one of the following three syntaxes.

```
input_declaration ::=
         input [ range ] list_of_port_identifiers ;
output_declaration ::=
         output [ range ] list_of_port_identifiers ;
inout_declaration ::=
         inout [ range ] list_of_port_identifiers ;
range ::=
         [ constant expression : constant expression ]
                          Declares that the signals on the port cannot be set, although they
input
                          can be used in expressions.
                          Declares that the signals on the port can be set, but they cannot
output
                          be used in expressions.
                          Declares that the port is bidirectional. The signals on the port can
inout
                          be both set and used in expressions. inout is the default port
                          direction.
```

Ports declared as vectors must use identical ranges for the port type and port direction declarations.

In this release of Verilog-A,

- The compiler does not enforce correct application of input, output, and input.
- You cannot use parameters to define constant_expression.

Port Declaration Example

Module gainer, described below, has two ports: out and pin. The out port is declared with a port direction of output, so that its values can be set. The pin port is declared with a port direction of input, so that its value can be read. Both ports are declared to be of the voltage discipline.


Creating Modules

```
V(out) <+ gain * V(pin) ;
endmodule</pre>
```

Parameters

With parameter (and dynamicparam) declarations, you specify parameters that can be changed when a module is used as an instance in a design. Using parameters lets you customize each instance.

For each parameter, you must specify a default value. You can also specify an optional type and an optional valid range. The following example illustrates how to declare parameters and variables in a module.



Module sdiode has a parameter, area, that defaults to 1. If area is not specified for an instance, it receives a value of 1. Similarly, the other parameters, is, n, cjo, m, phi, and tt, have specified default values too.

Module sdiode also defines three local variables: vd, id, and qd.

For more information about parameter declarations, see "Parameters" on page 51.

Creating Modules

Defining Module Analog Behavior

To define the behavioral characteristics of a module, you create an analog block. The simulator evaluates all the analog blocks in the various modules of a design as though the blocks are executing concurrently.

analog_statement can appear only within the analog block.

analog_seq_block are discussed in "Sequential Block Statement" on page 71.

In the analog block, you can code contribution statements that define relationships among analog signals in the module. For example, consider the following contribution statements:

```
V(n1, n2) <+ expression;
I(n1, n2) <+ expression;</pre>
```

where V(n1,n2) and I(n1,n2) represent potential and flow sources, respectively. You can define expression to be any combination of linear, nonlinear, algebraic, or differential expressions involving module signals, constants, and parameters.

The modules you write can contain at most a single analog block. When you use an analog block, you must place it after the interface declarations and local declarations.

The following module, which produces the sum and product of its inputs, illustrates the form of the analog block. Here the block contains two contribution statements.


Module setvolts illustrates an analog block containing a single statement.

Creating Modules

Defining Analog Behavior with Control Flow


You can also incorporate conditional control flow into a module. With control flow, you can define the behavior of a module in regions.

The following module, for example, describes a voltage deadband amplifier vdba. If the input voltage is greater than vin_high or less than vin_low, the amplifier is active. When the amplifier is active, the output is gain times the differential voltage between the input voltage and the edge of the deadband. When the input is in the deadband between vin_low and vin_high, the amplifier is quiescent and the output voltage is zero.



Creating Modules

The following graph shows the response of the vdba module to a sinusoidal source.



Using Integration and Differentiation with Analog Signals

The relationships that you define among analog signals can include time domain differentiation and integration. Verilog-A provides a time derivative function, ddt, and two time integral functions, idt and idtmod, that you can use to define such relationships. For example, you might write a behavioral description for an inductor as follows.

```
module induc(p, n);
inout p, n;
electrical p, n;
parameter real L = 0;
    analog
        V(p, n) <+ ddt(L * I(p, n)) ;
endmodule</pre>
```

In module induc, the voltage across the external ports of the component is defined as equal to the time derivative of L times the current flowing between the ports.

To define a higher order derivative, you must use an internal node or signal. For example, module \mathtt{diff}_2 defines internal node \mathtt{diff} , and sets $\mathtt{V}(\mathtt{diff})$ equal to the derivative of $\mathtt{V}(\mathtt{in})$. Then the module sets $\mathtt{V}(\mathtt{out})$ equal to the derivative of $\mathtt{V}(\mathtt{diff})$, in effect taking the second order derivative of $\mathtt{V}(\mathtt{in})$.

```
module diff_2(in, out) ;
input in ;
output out ;
electrical in, out ;
electrical diff ; // Defines an internal node.
    analog begin
        V(diff) <+ ddt(V(in)) ;</pre>
```

Creating Modules

```
V(out) <+ ddt(V(diff));
end
endmodule</pre>
```

For time domain integration, use the idt or idtmod functions, as illustrated in module integrator.


Module integrator sets the output voltage to the integral of the input voltage. The second term in the idt function is the initial condition. For more information on ddt, idtmod, and idt, refer to "Time Derivative Operator" on page 121, "Circular Integrator Operator" on page 123, and "Time Integral Operator" on page 121.

Using Internal Nodes in Modules

Using Verilog-A, you can implement complex designs in a variety of different ways. For example, you can define behavior in modules at the leaf level and use the netlist to define the structure of the system. You can also define structure within modules by defining internal nodes. With internal nodes, you can directly define behavior in the module, or you can introduce internal nodes as a means of solving higher order differential equations that define the network.

Using Internal Nodes in Behavioral Definitions

Consider the following RLC circuit.



Creating Modules

Module rlc_behav uses an internal node n1 and the ports in, ref, and out, to define directly the behavioral characteristics of the RLC circuit. Notice how n1 does not appear in the list of ports for the module.

```
module rlc_behav(in, out, ref);
inout in, out, ref;
electrical in, out, ref;
parameter real R=1, L=1, C=1;

electrical n1;

analog begin
     V(in, n1) <+ R*I(in, n1);
     V(n1, out) <+ L*ddt(I(n1, out));
     I(out, ref) <+ C*ddt(V(out, ref));
end
endmodule</pre>
```

Using Internal Nodes in Higher Order Systems

You can also represent the RLC circuit by its governing differential equations. The transfer function is given by

$$H(s) = \frac{1}{LCs^2 + RCs + 1} = \frac{V_{out}}{V_{in}}$$

In the time domain, this becomes

$$V_{out} = V_{in} - R \cdot C \cdot \dot{V}_{out} - L \cdot C \cdot \ddot{V}_{out}$$

If you set

$$V_{n1} = \dot{V}_{out}$$

you can write

$$V_{out} = V_{in} - R \cdot C \cdot V_{n1} - L \cdot C \cdot \dot{V}_{n1}$$

Module rlc_high_order implements these descriptions.

```
module rlc_high_order(in, out, ref);
inout in, out, ref;
electrical in, out, ref;
parameter real R=1, L=1, C=1;
```

Creating Modules

```
electrical n1 ;
analog begin
        V(n1, ref) <+ ddt(V(out, ref)) ;
        V(out, ref) <+ V(in) - (R*C*V(n1) - L*ddt(V(n1))*C ;
end
endmodule</pre>
```

Instantiating Modules with Netlists

After you define your Verilog-A modules, you can use them as ordinary primitives in other modules and in Spectre. For information on instantiating modules in netlists, see <u>Appendix G</u>, <u>"Getting Ready to Simulate."</u> For additional information about simulating, and for information specifically tailored for using Verilog-A in the Cadence analog design environment, see <u>Chapter 12</u>, <u>"Using an Analog HDL in Cadence Analog Design Environment."</u>

3

Lexical Conventions

A Cadence[®] Verilog[®]-A source text file is a stream of lexical tokens arranged in free format. For information, see, in this chapter,

- White Space on page 44
- Comments on page 44
- Identifiers on page 44
- Numbers on page 46

See also

- Operators for Analog Blocks on page 79
- The information about strings in <u>Displaying Results</u> on page 141
- <u>Verilog-A Keywords</u> on page 449

Lexical Conventions

White Space

White space consists of blanks, tabs, new-line characters, and form feeds. Verilog-A ignores these characters except in strings or when they separate other tokens. For example, this code fragment

Comments

In Verilog-A, you can designate a comment in either of two ways.

A one-line comment starts with the two characters // (provided they are not part of a string) and ends with a new-line character. Within a one-line comment, the characters / /, /*, and */ have no special meaning. A one-line comment can begin anywhere in the line.

```
//
// This code fragment contains four one-line comments.
parameter real vos ; // vos is the offset voltage
//
```

A block comment starts with the two characters /* (provided they are not part of a string) and ends with the two characters */. Within a block comment, the characters /* and / have no special meaning.

```
/*
* This is an example of a block comment. A block
comment can continue over several lines, making it
easy to add extended comments to your code.
*/
```

Identifiers

You use an identifier to give a unique name to an object, such as a variable declaration or a module, so that the object can be referenced from other places. There are two kinds of identifiers: *ordinary identifiers* and *escaped names*. Both kinds are case sensitive.

Lexical Conventions

Ordinary Identifiers

The first character of an ordinary identifier must be a letter or an underscore character (_), but the remaining characters can be any sequence of letters, digits, dollar signs (\$), and the underscore. Examples include

```
unity_gain_bandwidth
holdValue
HoldTime
_bus$2
```

Escaped Names

Escaped names start with the backslash character (\) and end with white space. Neither the backslash character nor the terminating white space is part of the identifier. Therefore, the escaped name \pin2 is the same as the ordinary identifier pin2.

An escaped name can include any of the printable ASCII characters (the decimal values 33 through 126 or the hexadecimal values 21 through 7E). Examples of escaped names include

```
\busa+index
\-clock
\!!!error-condition!!!
\net1\\net2
\{a,b}
\a*(b+c)
```

Note: The Spectre[®] Circuit simulator netlist does not recognize names escaped in this way. In Spectre, characters are individually escaped so that \!!!error_condition!!! is referred to as \!\!\error_condition\!\!\! in the Spectre netlist.

Scope Rules

In Verilog-A, each module, task, function, analog function, and named block that you define creates a new scope. Within a scope, an identifier can declare only one item. This rule means that within a scope you cannot declare two variables with the same name, nor can you give an instance the same name as a node connecting that instance.

Any object referenced from a named block must be declared in one of the following places.

- Within the named block
- Within a named block or module that is higher in the branch of the name tree

To find a referenced object, the simulator first searches the local scope. If the referenced object is not found in the local scope, the simulator moves up the name tree, searching

Lexical Conventions

through containing named blocks until the object is found or the module boundary is reached. If the module boundary is reached before the object is found, the simulator issues an error.

Numbers

Verilog-A supports two basic literal data types for arithmetic operations: *integer numbers* and *real numbers*.

Integer Numbers

The syntax for an integer constant is

The simulator ignores the underscore character (_), so you can use it anywhere in a decimal number except as the first character. Using the underscore character can make long numbers more legible.

Examples of integer constants include

Real Numbers

The syntax for a real constant is

Lexical Conventions

```
decimal_digit ::=
     0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9
unit_letter ::=
     T | G | M | K | k | m | u | n | p | f | a
```

unit_letter represents one of the scale factors listed in the following table. If you use unit_letter, you must not have any white space between the number and the letter. Be certain that you use the correct case for the unit_letter.

unit_letter	Scale factor	unit_letter	Scale factor
T =	10 ¹²	k =	10 ³
G =	10 ⁹	m =	10 ⁻³
M =	10 ⁶	u =	10 ⁻⁶
K =	10 ³	n =	10 ⁻⁹
		p =	10 ⁻¹²
		f =	10 ⁻¹⁵
		a =	10 ⁻¹⁸

The simulator ignores the underscore character (_), so you can use it anywhere in a real number except as the first character. Using the underscore character can make long numbers more legible.

Examples of real constants include

For information on converting real numbers to integer numbers, see <u>"Converting Real Numbers to Integer Numbers"</u> on page 51.

Cadence Verilog-A Language Reference Lexical Conventions

4

Data Types and Objects

The Cadence[®] Verilog[®]-A language defines these data types and objects. For information about how to use them, see the indicated locations.

- Integer Numbers on page 50
- Real Numbers on page 50
- Parameters on page 51
- Natures on page 54
- <u>Disciplines</u> on page 57
- Net Disciplines on page 62
- Named Branches on page 64
- Implicit Branches on page 64

Integer Numbers

Use the integer declaration to declare variables of type integer.

In Verilog-A, you can declare an integer number in a range at least as great as -2^{31} (-2,147,483,648) to 2^{31} -1 (2,147,483,647).

To declare an array, specify the upper and lower indexes of the range. Be sure that each index is a constant expression that evaluates to an integer value.

Real Numbers

Use the real declaration to declare variables of type real.

In Verilog-A, you can declare real numbers in a range at least as great as 10^{-37} to 10^{+37} . To declare an array of real numbers, specify the upper and lower indexes of the range. Be sure that each index is a constant expression that evaluates to an integer value.

Data Types and Objects

```
/* If the two parameters are not overridden, the
previous two statements declare an array of 30 reals. */
```

Real variables have default initial values of zero.

Converting Real Numbers to Integer Numbers

Verilog-A converts a real number to an integer number by rounding the real number to the nearest integer. If the real number is equally distant from the two nearest integers, Verilog-A converts the real number to the integer farthest from zero. The following code fragment illustrates what happens when real numbers are assigned to integer numbers.

```
integer intvalA, intvalB, intvalC;
real realvalA, realvalB, realvalC;
realvalA = -1.7;
intvalA = realvalA; // intvalA is -2
realvalB = 1.5;
intvalB = realvalB; // intvalB is 2
realvalC = -1.5;
intvalC = realvalC; // intvalC is -2
```

If either operand in an expression is real, Verilog-A converts the other operand to real before applying the operator. This conversion process can result in a loss of information.

```
real realvar ;
realvar = 9.0 ;
realvar = 2/3 * realvar ; // realvar is 9.0, not 6.0
```

In this example, both 2 and 3 are integers, so 1 is the result of the division. Verilog-A converts 1 to 1.0 before multiplying the converted number by 9.0.

Parameters

Use the parameter declaration to specify a module's parameters.

opt_type is described in "Specifying a Parameter Type" on page 52.

opt_range is described in "Specifying Permissible Values" on page 53.

Data Types and Objects

parameter_identifier is the name of a parameter being declared.

As specified in the syntax, the right-hand side of each declarator_init assignment must be a constant expression. You can include in the constant expression only constant numbers and previously defined parameters.

Parameters are constants, so you cannot change the value of a parameter at runtime. However, you can customize module instances by changing parameter values during compilation. See <u>"Overriding Parameter Values in Instances"</u> on page 160 for more information.

Consider the following code fragment. The parameter superior is defined by a constant expression that includes the parameter subord.

```
parameter integer subord = 8 ;
parameter integer superior = 3 * subord ;
```

In this example, changing the value of subord changes the value of superior too because the value of superior depends on the value of subord.

Specifying a Parameter Type

You must specify a default for each parameter you define, but the parameter type specifier is optional. If you omit the parameter type specifier, Verilog-A determines the parameter type from the constant expression. If you do specify a type, and it conflicts with the type of the constant expression, your specified type takes precedence.

The three parameter declarations in the following examples all have the same effect. The first example illustrates a case where the type of the expression agrees with the type specified for the parameter.

```
parameter integer rate = 13 ;
```

The second example omits the parameter type, so Verilog-A derives it from the integer type of the expression.

```
parameter rate = 13 ;
```

In the third example, the expression type is real, which conflicts with the specified parameter type. The specified type, integer, takes precedence.

```
parameter integer rate = 13.0
```

In all three cases, rate is declared as an integer parameter with the value 13.

Data Types and Objects

Specifying Permissible Values

Use the optional range specification to designate permissible values for a parameter. If you need to, you can specify more than one range.

```
opt_range ::=
        from value range specifier
        exclude value_range_specifier
        exclude value_constant_expression
value_range_specifier ::=
        start_paren expression1 : expression2 end_paren
start_paren ::=
        Г
        (
end_paren ::=
expression1 ::=
        constant_expression
        -inf
expression2 ::=
        constant_expression
        inf
```

Ensure that the first expression in each range specifier is smaller than the second expression. Use a bracket, either "[" for the lower bound or "]" for the upper, to include an end point in the range. Use a parenthesis, either "(" for the lower bound or ")" for the upper, to exclude an end point from the range. To indicate the value infinity in a range, use the keyword inf. To indicate negative infinity, use -inf.

For example, the following declaration gives the parameter cur_val the default of -15.0. The range specification allows cur_val to acquire values in the range $-\infty < cur_val < 0$.

```
parameter real maxval = 0.0 ;
parameter real cur_val = -15.0 from (-inf:maxval) ;
The following declaration
parameter integer pos_val = 30 from (0:40] ;
```

gives the parameter pos_val the default of 30. The range specification for pos_val allows it to acquire values in the range $0 < pos_val <= 40$.

In addition to defining a range of permissible values for a parameter, you can use the keyword exclude to define certain values as illegal.

```
parameter low = 10 ;
parameter high = 20 ;
parameter integer intval = 0 from [0:inf) exclude (low:high] exclude 5 ;
```

Data Types and Objects

In this example, both a range of values, 10 < value <= 20, and the single value 5 are defined as illegal for the parameter intval.

Natures

Use the nature declaration to define a collection of attributes as a nature. The attributes of a nature characterize the analog quantities that are solved for during a simulation. Attributes define the units (such as meter, gram, and newton), access symbols and tolerances associated with an analog quantity, and can define other characteristics as well. After you define a nature, you can use it as part of the definition of disciplines and other natures.

```
nature declaration ::=
        nature nature name
        [ nature_descriptions ]
        endnature
nature_name ::=
        nature_identifier
nature_descriptions ::=
        nature_description
        nature_description nature_descriptions
nature_description ::=
        attribute = constant_expression ;
attribute ::=
        abstol
        access
        ddt_nature
        idt_nature
        units
        identifier
        Cadence_specific_attribute
Cadence_specific_attribute ::=
        huge
        blowup
        maxdelta
```

Each of your nature declarations must

- Be named with a unique identifier
- Include all the required attributes listed in <u>Table 4-3</u> on page 56.
- Be declared at the top level

This requirement means that you cannot nest nature declarations inside other nature, discipline, or module declarations.

The Verilog-A language specification allows you to define a nature in two ways. One way is to define the nature directly by describing its attributes. A nature defined in this way is a *base nature*, one that is not derived from another already declared nature or discipline.

Data Types and Objects

The other way you can define a nature is to derive it from another nature or a discipline. In this case, the new nature is called a *derived nature*.

Note: This release of Verilog-A does not support derived natures.

Declaring a Base Nature

To declare a base nature, you define the attributes of the nature. For example, the following code declares the nature current by specifying five attributes. As required by the syntax, the expression associated with each attribute must be a constant expression.

```
nature Mycurrent
   units = "A" ;
   access = I ;
   idt_nature = charge ;
   abstol = 1e-12 ;
   huge = 1e6 ;
endnature
```

Verilog-A provides the predefined attributes described in the "Predefined Attributes" table. Cadence provides the additional attributes described in <u>Table 4-2</u> on page 56. You can also declare user-defined attributes by declaring them just as you declare the predefined attributes. The Spectre[®] circuit simulator ignores user-defined attributes, but other simulators might recognize them. When you code user-defined attributes, be certain that the name of each attribute is unique in the nature you are defining.

The following table describes the predefined attributes.

Table 4-1 Predefined Attributes

Attribute	Description	
abstol	Specifies a tolerance measure used by the simulator to determine when potential or flow calculations have converged. abstol specifies the maximum negligible value for signals associated with the nature. For more information, see "Convergence" on page 253.	
access	Identifies the name of the access function for this nature. When this nature is bound to a potential value, access is the access function for the potential. Similarly, when this nature is bound to a flow value, access is the access function for the flow. Each access function must have a unique name.	
units	Specifies the units to be used for the value accessed by the access function.	

Data Types and Objects

Table 4-1 Predefined Attributes, continued

Attribute	Description	
idt_nature	Specifies a nature to apply when the idt or idtmod operators are used.	
	Note: This release of Verilog-A ignores this attribute.	
ddt_nature	Specifies a nature to apply when the ddt operator is used.	
	Note: This release of Verilog-A ignores this attribute.	

The next table describes the Cadence-specific attributes.

Table 4-2 Cadence-Specific Attributes

Attribute	Description	
huge	Specifies the maximum change in signal value allowed during a single iteration. The simulator uses huge to facilitate convergence when signal values are very large. Default: 45.036e06	
blowup	Specifies the maximum allowed value for signals associated with the nature. If the signal exceeds this value, the simulator reports an error and stops running. Default: 1.0e09	
maxdelta	Specifies the maximum change allowed on a Newton-Raphson iteration. Default: 0.3	

To determine what the requirements are for the predefined and Cadence-specific attributes, consult the "Attribute Requirements" table

Table 4-3 Attribute Requirements

Attribute	Required or optional?	The constant expression must be
abstol	Required	A real value
access	Required for all base natures	An identifier
units	Required for all base natures	A string
idt_nature	Optional	The name of a nature defined elsewhere
ddt_nature	Optional	The name of a nature defined elsewhere
huge	Optional	A real value

Data Types and Objects

Table 4-3 Attribute Requirements

Attribute	Required or optional?	The constant expression must be
blowup	Optional	A real value
maxdelta	Optional	A real value

Consider the following code fragment, which declares two base natures.

```
nature Charge
   abstol = le-14;
   access = Q;
   units = "coul";
   blowup = le8;
endnature

nature Current
   abstol = le-12;
   access = I;
   units = "A";
endnature
```

Both nature declarations specify all the required attributes: abstol, access, and units. In each case, abstol is assigned a real value, access is assigned an identifier, and units is assigned a string.

The Charge declaration includes an optional Cadence-specific attribute called blowup that ends the simulation if the charge exceeds the specified value.

Disciplines

Use the discipline declaration to specify the characteristics of a discipline. You can then use the discipline to declare nets. Appendix C, "Standard Definitions."

Data Types and Objects

You must declare a discipline at the top level. In other words, you cannot nest a discipline declaration inside other discipline, nature, or module declarations. Discipline identifiers have global scope, so you can use discipline identifiers to associate nets with disciplines (declare nets) inside any module.

Although you can declare discrete disciplines, you must not instantiate any objects that use such disciplines.

Binding Natures with Potential and Flow

The disciplines that you declare can bind

- One nature with potential
- One nature with potential and a different nature with flow
- Nothing with either potential or flow

A declaration of this latter form defines an *empty discipline*.

The following examples illustrate each of these forms.

The first example defines a single binding, one between potential and the nature Voltage. A discipline with a single binding is called a *signal-flow* discipline.

```
discipline voltage
    potential Voltage ; // A signal-flow discipline must be bound to potential.
enddiscipline
```

The next declaration, for the electrical discipline, defines two bindings. Such a declaration is called a *conservative discipline*.


```
discipline electrical
    potential Voltage ;
    flow Current ;
enddiscipline
```

When you define a conservative discipline, you must be sure that the nature bound to potential is different from the nature bound to flow.

The third declaration defines an empty discipline. If you do not explicitly specify a domain for an empty discipline, the domain is determined by the connectivity of the net.

```
discipline neutral
enddiscipline
discipline interconnect
domain continuous
enddiscipline
```

Data Types and Objects



In addition to declaring empty disciplines, you can also use a Verilog-A predefined empty discipline called wire.

Use an empty discipline when you want to let the components connected to a net determine which potential and flow natures are used for the net.

Verilog-A supports only the continuous discipline. You can declare a signal as discrete but you cannot otherwise use such a signal.


Compatibility of Disciplines

Certain operations in Verilog-A, such as declaring branches, are allowed only if the disciplines involved are compatible. Apply the following rules to determine whether any two disciplines are compatible.

- Any discipline is compatible with itself.
- An empty discipline is compatible with all disciplines.
- Other kinds of continuous disciplines are compatible or not compatible, as determined by following paths through Figure 4-1 on page 60.

Data Types and Objects

Figure 4-1 Analog Discipline Compatibility



Consider the following declarations.

```
nature Voltage
   access = V;
   units = "V";
   abstol = lu;
endnature

nature Current
   access = I;
   units = "A";
```

Data Types and Objects

```
abstol = 1p ;
endnature

discipline emptydis
enddiscipline

discipline electrical
    potential Voltage ;
    flow Current ;
enddiscipline

discipline sig_flow_v
    potential Voltage ;
enddiscipline
```

To determine whether the electrical and sig_flow_v disciplines are compatible, follow through the discipline compatibility chart:

- 1. Both electrical and sig_flow_v have defined natures for potential. Take the Yes branch.
- 2. In fact, electrical and sig_flow_v have the same nature for potential. Take the Yes branch.
- 3. electrical has a defined nature for flow, but sig_flow_v does not. Take the *No* branch to the *Disciplines are compatible* end point.

Now add these declarations to the previous lists.

```
nature Position
   access = x ;
   units = "m" ;
   abstol = lu ;
endnature

nature Force
   access = F ;
   units = "N" ;
   abstol = ln ;
endnature

discipline mechanical
   potential Position ;
   flow force ;
enddiscipline
```

The electrical and mechanical disciplines are not compatible.

- 1. Both disciplines have defined natures for potential. Take the Yes branch.
- 2. The Position nature is not the same as the Voltage nature. Take the No branch to the Disciplines not compatible end point.

Data Types and Objects

Net Disciplines

Use the net discipline declaration to associate nets with previously defined disciplines.

A net declared without a range is called a *scalar net*. A net declared with a range is called a *vector net*. In this release of Verilog-A, you cannot use parameters to define range limits.

The following example is illegal because a range, if defined, must be the first item after the discipline identifier and then applies to all of the listed net identifiers.

```
electrical AVDD, AVSS, BGAVSS, PD, SUB, [6:1] TRIM; // Illegal
```

Note: Cadence recommends that you specify the direction of a port before you specify the discipline. For example, in the following example the directions for out and in are specified before the electrical discipline declaration.

Consider the following declarations.

```
discipline emptydis
enddiscipline

module compl (out, in, unknown1, unknown2);
output out;
input in;
electrical out, in;
emptydis unknown1;  // Declared with an empty discipline
analog
    V(out) <+ 2 * V(in)
endmodule</pre>
```

Module comp1 has four ports: out, in, unknown1, and unknown2. The module declares out and in as electrical ports and uses them in the analog block. The port unknown1 is declared with an empty discipline and cannot be used in the analog block because there is no way to access its signals. However, unknown1 can be used in the list of ports, where it inherits natures from the ports of module instances that connect to it.

Data Types and Objects

Because unknown2 appears in the list of ports without being declared in the body of the module, Verilog-A implicitly declares unknown2 as a scalar port with the default discipline. The default discipline type is wire.

Now consider a different example.

The five_inputs module uses a port bus. Only one port name, portbus, appears in the list of ports but inside the module portbus is defined with a range.

Modules comp1 and five_inputs illustrate the two ways you can use nets in a module.

- You can define the ports of a module by giving a list of nets on the module statement.
- You can describe the behavior of a module by declaring and using nets within the body of the module construct.

As you might expect, if you want to describe a conservative system, you must use conservative disciplines to define nets. If you want to describe a signal-flow or mixed signal-flow and conservative system, you can define nets with signal-flow disciplines.

As a result of port connections of analog nets, a single node can be bound to a number of nets of different disciplines.

Current contributions to a node that is bound only to disciplines that have only potential natures, are illegal. The potential of such a node is the sum of all potential contributions, but flow for such a node is not defined.

Nets of signal flow disciplines in modules must not be bound to inout ports and you must not contribute potential to input ports.

To access the abstol associated with a nets's potential or flow natures, use the form

```
net.potential.abstol

or
net.flow.abstol
```

For an example, see "Cross Event" on page 94.

Data Types and Objects

Named Branches

Use the branch declaration to declare a path between two nets of continuous discipline. Cadence recommends that you use named branches, especially when debugging with Tcl commands because it is, for example, easier to type value branch1 than it is to type value \vect1[5] vec2[1].

scalar_node_identifier must be either a scalar net or a single element of a vector net.

You can declare branches only in a module. You must not combine explicit and implicit branch declarations for a single branch. For more information, see <u>"Implicit Branches"</u> on page 64.

The scalar nets that the branch declaration associates with a branch are called the *branch terminals*. If you specify only one net, Verilog-A assumes that the other is ground. The branch terminals must have compatible disciplines. For more information, see <u>"Compatibility of Disciplines"</u> on page 59.

Consider the following declarations.

branch1 is legally declared because each branch terminal is a single element of a vector net. The second branch, branch2, is also legally declared because nodes scal and scal are both scalar nets.

Implicit Branches

As Cadence recommends, you can refer to a named branch with only a single identifier. Alternatively, you might find it more convenient or clearer to refer to branches by their branch terminals. Most of the examples in this reference, including the following example, use this

Data Types and Objects

form of implicit branch declaration. You must not, however, combine named and implicit branch declarations for a single branch.

The previous example using implicit branches is equivalent to the following example using named branches.

```
module diode (a, c);
inout a, c;
electrical a, c;
branch (a,c) diode, (a,a) anode; // Declare named branches
parameter real rs=0, is=le-14, tf=0, cjo=0, phi=0.7;
parameter real kf=0, af=1, ef=1;
analog begin
    I(diode) <+ is*(limexp((V(diode)-rs*I(anode))/$vt) - 1);
    I(diode) <+ white_noise(2* `P_Q * I(diode));
    I(diode) <+ flicker_noise(kf*pow(abs(I(diode)),af),ef);
end
endmodule</pre>
```

Cadence Verilog-A Language Reference Data Types and Objects

5

Statements for the Analog Block

This chapter describes the assignment statements and the procedural control constructs and statements that the Cadence[®] Verilog[®]-A language supports within the analog block. For information, see the indicated locations. The constructs and statements discussed include

- Procedural Assignment Statements in the Analog Block on page 68
- Branch Contribution Statement on page 68
- Indirect Branch Assignment Statement on page 70
- Sequential Block Statement on page 71
- Conditional Statement on page 72
- Case Statement on page 72
- Loop statements, including
 - Repeat Statement on page 73
 - □ While Statement on page 74
 - □ For Statement on page 74
- Generate Statement on page 75

Assignment Statements

There are several kinds of assignment statements in Verilog-A: the procedural assignment statement, the branch contribution statement, and the indirect branch assignment statement. You use the procedural assignment statement to modify integer and real variables and you use the branch contribution and indirect branch assignment statements to modify branch values such as potential and flow.

Statements for the Analog Block

Procedural Assignment Statements in the Analog Block

Use the procedural assignment statement to modify integer and real variables.

The left-hand operand of the procedural assignment must be a modifiable integer or real variable or an element of an integer or real array. The type of the left-hand operand determines the type of the assignment.

The right-hand operand can be any arbitrary scalar expression constituted from legal operands and operators.

In the following code fragment, the variable phase is assigned a real value. The value must be real because phase is defined as a real variable.

```
real phase ;
analog begin
    phase = idt( gain*V(in) ) ;
```

You can also use procedural assignment statements to modify array values. For example, if x is declared as

```
real r[0:3], sum ;
```

you can make assignments such as

```
r[0] = 10.1 ;
r[1] = 11.1 ;
r[2] = 12.1 ;
r[3] = 13.1 ;
sum = r[0] + r[1] + r[2] + r[3] ;
```

Branch Contribution Statement

Use the branch contribution statement to modify signal values.

Statements for the Analog Block

```
node_or_port_identifier
node_or_port_identifier , node_or_port_identifier
```

bvalue specifies a source branch signal. bvalue must consist of an access function applied to a branch. expression can be linear, nonlinear, or dynamic.

Branch contribution statements must be placed within the analog block.

As discussed in the following list, the branch contribution statement differs in important ways from the procedural assignment statement.

- You can use the procedural assignment statement only for variables, whereas you can use the branch contribution statement only for access functions.
- Using the procedural assignment statement to assign a number to a variable overrides the number previously contained in that variable. Using the branch contribution statement, however, adds to any previous contribution. (Contributions to flow can be viewed as adding new flow sources in parallel with previous flow sources. Contributions to value can be viewed as adding new value sources in series with previous value sources.)

Evaluation of a Branch Contribution Statement

For source branch contributions, the simulator evaluates the branch contribution statement as follows:

- 1. The simulator evaluates the right-hand operand.
- 2. The simulator adds the value of the right-hand operand to any previously retained value for the branch.
- 3. At the end of the evaluation of the analog block, the simulator assigns the summed value to the source branch.

For example, given a pair of nodes declared with the electrical discipline, the code fragment


```
V(n1, n2) <+ expr1 ;
V(n1, n2) <+ expr2 ;

is equivalent to

V(n1, n2) <+ expr1 + expr2 ;</pre>
```

Statements for the Analog Block

Creating a Switch Branch



When you contribute a flow to a branch that already has a value retained for potential, the simulator discards the value for potential and converts the branch to a flow source. Conversely, when you contribute a potential to a branch that already has a value retained for flow, the simulator discards the value for flow and converts the branch to a potential source. Branches converted from flow sources to potential sources, and vice versa, are known as *switch branches*. For additional information, see "Switch Branches" on page 259.

Indirect Branch Assignment Statement

Use the indirect branch assignment statement when it is difficult to separate the target from the equation.

An indirect branch assignment has this format:

```
V(out) : V(in) == 0 ;
```

Read this as "find V(out) such that V(in) is zero." This example says that out should be driven with a voltage source and the voltage should be such that the given equation is satisfied. Any branches referenced in the equation are only probed and not driven, so in this example, V(in) acts as a voltage probe.

Indirect branch assignments can be used only within the analog block.

The next example models an ideal operational amplifier with infinite gain. The indirect assignment statement says "find V(out) such that V(pin, nin) is zero."

```
module opamp (out, pin, nin) ;
output out ;
input pin, nin ;
voltage out, pin, nin ;
analog
```

Statements for the Analog Block

```
V(\text{out}) : V(\text{pin, nin}) == 0 ; // Indirect assignment endmodule
```

Indirect assignments are incompatible with assignments made with the branch contribution statement. If you indirectly assign a value to a branch, you cannot then contribute to the branch by using the branch contribution statement.

Sequential Block Statement

Use a sequential block when you want to group two or more statements together so that they act like a single statement.

```
seq_block ::=
    begin [ : block_identifier { block_item_declaration } ]
        { statement }
    end

block_item_declaration ::=
    parameter_declaration
    integer_declaration
    real_declaration
```

For information on statement, see "Defining Module Analog Behavior" on page 37.

The statements included in a sequential block run sequentially.

If you add a block identifier, you can also declare local variables for use within the block. All the local variables you declare are static. In other words, a unique location exists for each local variable, and entering or leaving the block does not affect the value of a local variable.

The following code fragment uses two named blocks, declaring a local variable in each of them. Although the variables have the same name, the simulator handles them separately because each variable is local to its own block.

```
integer j ;
...

for ( j = 0 ; j < 10 ; j=j+1 ) begin
    if ( j%2 ) begin : odd
        integer j ; // Declares a local variable
        j = j+1 ;
        $display ("Odd numbers counted so far = %d" , j ) ;
    end else begin : even
        integer j ; // Declares a local variable
        j = j+1 ;
        $display ("Even numbers counted so far = %d" , j ) ;
    end
end</pre>
```

Each named block defines a new scope. For additional information, see <u>"Scope Rules"</u> on page 45.

Statements for the Analog Block

Conditional Statement

Use the conditional statement to run a statement under the control of specified conditions.

```
conditional_statement ::=
    if ( expression ) statement1
    [ else statement2 ]
```

If expression evaluates to a nonzero number (true), the simulator executes statement1. If expression evaluates to zero (false) and the else statement is present, the simulator skips statement1 and executes statement2.

statement1 and statement2 can contain analog operators only if expression consists entirely of literal numerical constants, parameters, or the analysis function.

The simulator always matches an else statement with the closest previous if that lacks an else. In the following code fragment, for example, the first else goes with the inner if, as shown by the indentation.

```
if (index > 0)
    if (i > j) // The next else belongs to this if
        result = i;
    else // This else belongs to the previous if
        result = j;
else $strobe ("Index < 0"); // This else belongs to the first if</pre>
```

The following code fragment illustrates a particularly useful form of the if-else construct.

```
if ((value > 0)&&(value <= 1)) $strobe("Category A");
else if ((value > 1)&&(value <= 2)) $strobe("Category B");
else if ((value > 2)&&(value <= 3)) $strobe("Category C");
else if ((value > 3)&&(value <= 4)) $strobe("Category D");
else $strobe("Illegal value");</pre>
```

The simulator evaluates the expressions in order. If any one of them is true, the simulator runs the associated statement and ends the whole chain. The last else statement handles the default case, running if none of the other expressions is true.

Case Statement

Use the case construct to control which one of a series of statements runs.

The default statement is optional. Using more than one default statement in a case construct is illegal.

Statements for the Analog Block

The simulator evaluates each <code>test_expression</code> in turn and compares it with <code>expression</code>. If there is a match, the statement associated with the matching <code>test_expression</code> runs. If none of the expressions in <code>text_expression</code> matches <code>expression</code> and if you coded a default <code>case_item</code>, the <code>default</code> statement runs. If all comparisons fail and you did not code a default <code>case_item</code>, none of the associated statements runs.

statement can contain analog operators only if expression and text_expression consist entirely of literal numerical constants, parameters, or the analysis function.

The following code fragment determines what range value is in. For example, if value is 1.5 the first comparison fails. The second test_expression evaluates to 1 (true), which matches the case expression, so the \$strobe("Category B") statement runs.

```
real value ;
...

case (1)
    ((value > 0)&&(value <= 1)) : $strobe("Category A");
    ((value > 1)&&(value <= 2)) : $strobe("Category B");
    ((value > 2)&&(value <= 3)) : $strobe("Category C");
    ((value > 3)&&(value <= 4)) : $strobe("Category D");
    value <= 0 , value >= 4 : $strobe("Out of range");
    default $strobe("Error. Should never get here.");
endcase
```

Repeat Statement

Use the repeat statement when you want a statement to run a fixed number of times.

```
repeat_statement ::=
    repeat ( constant_expression ) statement
```

statement must not include any analog operators. For additional information, see <u>"Analog Operators"</u> on page 120.

The following example code repeats the loop exactly 10 times while summing the first 10 digits.

```
integer i, total ;
...
i = 0 ;
total = 0 ;
repeat (10) begin
    i = i + 1 ;
    total = total + i ;
end
```

Statements for the Analog Block

While Statement

Use the while statement when you want to be able to leave a loop when an expression is no longer valid.

```
while_statement ::=
    while ( expression ) statement
```

The while loop evaluates expression at each entry into the loop. If expression is nonzero (true), statement runs. If expression starts out as zero (false), statement never runs.

statement must not include any analog operators. For additional information, see <u>"Analog Operators"</u> on page 120.

The following code fragment counts the number of random numbers generated before rand becomes zero.

```
integer rand, count ;
...

rand = abs($random % 10);
count = 0;
while (rand) begin
    count = count + 1;
    rand = abs($random % 10);
end;
$strobe ("Count is %d", count);
```

For Statement

Use the for statement when you want a statement to run a fixed number of times.

The statement must not include any analog operators. For additional information, see "Analog Operators" on page 120.

Use <code>initial_assignment</code> to initialize an integer loop control variable that controls the number of times the loop executes. The simulator evaluates <code>expression</code> at each entry into the loop. If <code>expression</code> evaluates to zero, the loop terminates. If <code>expression</code> evaluates to a nonzero value, the simulator first runs <code>statement</code> and then runs <code>step_assignment</code>. <code>step_assignment</code> is usually defined so that it modifies the loop control variable before the simulator evaluates <code>expression</code> again.

For example, to sum the first 10 even numbers, the repeat loop given earlier could be rewritten as a for loop.

Statements for the Analog Block

Generate Statement

The generate statement is a looping construct that is unrolled at compile time. Use the generate statement to simplify your code or when you have a looping construct that contains analog operators. The generate statement can be used only within the analog block. The generate statement is supported only for backward compatibility.

index_identifier is an identifier used in statement. When statement is unrolled,
each occurrence of index_identifier found in statement is replaced by a constant.
You must be certain that nothing inside statement modifies the index.

In the first unrolled instance of <code>statement</code>, the compiler replaces each occurrence of <code>index_identifier</code> by the value <code>start_expr</code>. In the second instance, the compiler replaces each <code>index_identifier</code> by the value <code>start_expr</code> plus <code>incr_expr</code>. In the third instance, the compiler replaces each <code>index_identifier</code> by the value <code>start_expr</code> plus twice the <code>incr_expr</code>. This process continues until the replacement value is greater than the value of <code>end_expr</code>.

If you do not specify incr_expr, it takes the value +1 if end_expr is greater than start_expr. If end_expr is less than start_expr, incr_expr takes the value -1 by default.

The values of the start_expr, end_expr, and incr_expr determine how the generate statement behaves.

If	And	Then the generate statement
start_expr > end_expr	incr_expr > 0	does not execute

Statements for the Analog Block

If	And	Then the generate statement
start_expr < end_expr	incr_expr < 0	does not execute
start_expr = end_expr		executes once

As an example of using the generate statement, consider the following module, which implements an analog-to-digital converter.

```
`define BITS 4
module adc (in, out) ;
input in ;
output [0: BITS - 1] out ;
electrical in ;
electrical [0: BITS - 1] out ;
parameter fullscale = 1.0, tdelay = 0.0, trantime = 10n ;
real samp, half;
analog begin
    half = fullscale/2.0 ;
    samp = V(in);
    generate i ( BITS - 1,0) begin // default increment = -1
        V(out[i]) <+ transition(samp > half, tdelay, trantime);
        if (samp > half) samp = samp - half;
        samp = 2.0 * samp ;
    end
end
endmodule
```

Module adc is equivalent to the following module coded without using the generate statement.

```
define BITS 4
module adc_unrolled (in, out) ;
input in ;
output [0: BITS - 1] out ;
electrical in;
electrical [0: BITS - 1] out ;
parameter fullscale = 1.0, tdelay = 0.0, trantime = 10n;
real samp, half;
analog begin
    half = fullscale/2.0 ;
    samp = V(in);
    V(out[3]) <+ transition(samp > half, tdelay, trantime);
    if (samp > half) samp = samp - half;
    samp = 2.0 * samp ;
    V(out[2]) <+ transition(samp > half, tdelay, trantime);
    if (samp > half) samp = samp - half ;
    samp = 2.0 * samp ;
    V(out[1]) <+ transition(samp > half, tdelay, trantime);
    if (samp > half) samp = samp - half;
    samp = 2.0 * samp ;
    V(out[0]) <+ transition(samp > half, tdelay, trantime);
    if (samp > half) samp = samp - half;
    samp = 2.0 * samp ;
```

Statements for the Analog Block

end endmodule

Note: Because the generate statement is unrolled at compile time, you cannot use the Verilog-A debugging tool to examine the value of $index_identifier$ or to evaluate expressions that contain $index_identifier$. For example, if $index_identifier$ is i, you cannot use a debugging command like print i nor can you use a command like print $\{a[i]\}$.

Cadence Verilog-A Language Reference Statements for the Analog Block

6

Operators for Analog Blocks

This chapter describes the operators that you can use in analog blocks and explains how to use them to form expressions. For basic definitions, see

- Unary Operators on page 81
- Binary Operators on page 81
- Bitwise Operators on page 84
- Ternary Operator on page 85

For information about precedence and short-circuiting, see

- Operator Precedence on page 86
- Expression Short-Circuiting on page 86

Operators for Analog Blocks

Overview of Operators

An *expression* is a construct that combines operands with operators to produce a result that is a function of the values of the operands and the semantic meaning of the operators. Any legal operand is also an expression. You can use an expression anywhere Verilog-A requires a value.

A *constant expression* is an expression whose operands are constant numbers and previously defined parameters and whose operators all come from among the unary, binary, and ternary operators described in this chapter.

The operators listed below, with the single exception of the conditional operator, associate from left to right. That means that when operators have the same precedence, the one farthest to the left is evaluated first. In this example

the simulator does the addition before it does the subtraction.

When operators have different precedence, the operator with the highest precedence (the smallest precedence number) is evaluated first. In this example

$$A + B / C$$

the division (which has a precedence of 2) is evaluated before the addition (which has a precedence of 3). For information on precedence, see "Operator Precedence" on page 86.

You can change the order of evaluation with parentheses. If you code

$$(A + B) / C$$

the addition is evaluated before the division.

The operators divide into three groups, according to the number of operands the operator requires. The groups are the unary operators, the binary operators, and the ternary operator.

Operators for Analog Blocks

Unary Operators

The unary operators each require a single operand. The unary operators have the highest precedence of all the operators discussed in this chapter.

Unary Operators

Operator	Precedence	Definition	Type of Operands Allowed	Example or Further Information
+	1	Unary plus	Integer, real	I = +13; // I = 13 I = +(-13); // I = -13
-	1	Unary minus	Integer, real	R = -13.1; // R = -13.1 I = -(4-5); // I = 1
!	1	Logical negation	Integer, real	<pre>I = !(1==1); // I = 0 I = !(1==2); // I = 1 I = !13.2; // I = 0 /*Result is zero for a non- zero operand*/</pre>
~	1	Bitwise unary negation	Integer	See the <u>Bitwise Unary Negation</u> <u>Operator</u> figure on page 85.

Binary Operators

The binary operators each require two operands.

Binary Operators

Operator	Precedence	Definition	Type of Operands Allowed	Example or Further Information
+	3	a plus b	Integer, real	R = 10.0 + 3.1; // R = 13.1
-	3	a minus b	Integer, real	I = 10 - 13; // I = -3
*	2	a multiplied by b	Integer, real	R = 2.2 * 2.0; // R = 4.4
/	2	a divided by b	Integer, real	I = 9 / 4; // I = 2 R = 9.0 / 4; // R = 2.25

Cadence Verilog-A Language Reference Operators for Analog Blocks

Binary Operators, continued

Operator	Precedence	Definition	Type of Operands Allowed	Example or Further Information
%	2	a modulo b	Integer, real	<pre>I = 10 % 5;</pre>
<	5	a less than b; evaluates to 0 or 1	Integer, real	I = 5 < 7; // I = 1 I = 7 < 5; // I = 0
>	5	a greater thanb; evaluates to0 or 1	Integer, real	I = 5 > 7; // I = 0 I = 7 > 5; // I = 1
<=	5	a less than or equal to b; evaluates to 0 or 1	Integer, real	I = 5.0 <= 7.5; // I = 1 I = 5.0 <= 5.0; // I = 1 I = 5 <= 4; // I = 0
>=	5	a greater than or equal to b; evaluates to 0 or 1	Integer, real	I = 5.0 >= 7; // I = 0 I = 5.0 >= 5; // I = 1 I = 5.0 >= 4.8; // I = 1
==	6	a equal to b; evaluates to 0 or 1	Integer, real	I = 5.2 == 5.2; // I = 1 I = 5.2 == 5.0; // I = 0
!=	6	a not equal tob; evaluates to0 or 1	Integer, real	I = 5.2 != 5.2; // I = 0 I = 5.2 != 5.0; // I = 1
&&	10	Logical AND; evaluates to 0 or 1	Integer, real	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
	11	Logical OR; evaluates to 0 or 1	Integer, real	I = (1==2) (2==2); // I = 1 I = (1==2) (2==3); // I = 0 I = 13 0; // I = 1
&	7	Bitwise binary AND	Integer	See the <u>Bitwise Binary AND</u> <u>Operator</u> figure on page 84.

Cadence Verilog-A Language Reference Operators for Analog Blocks

Binary Operators, continued

Operator	Precedence	Definition	Type of Operands Allowed	Example or Further Information
	9	Bitwise binary OR	Integer	See the <u>Bitwise Binary OR</u> <u>Operator</u> figure on page 84.
^	8	Bitwise binary exclusive OR	Integer	See the <u>Bitwise Binary Exclusive</u> OR Operator figure on page 84.
^~	8	Bitwise binary exclusive NOR (Same as ~^)	Integer	See the <u>Bitwise Binary Exclusive</u> NOR Operator figure on page 84.
~^	8	Bitwise binary exclusive NOR (Same as ^~)	Integer	See the <u>Bitwise Binary Exclusive</u> NOR Operator figure on page 84.
<<	4	a shifted b bits left	Integer	I = 1 << 2; // I = 4 I = 2 << 2; // I = 8 I = 4 << 2; // I = 16
>>	4	a shifted b bits right	Integer	I = 4 >> 2; // I = 1 I = 2 >> 2; // I = 0
or	11	Event OR	Event expression	@(initial_step or cross(V(vin)-1))

Operators for Analog Blocks

Bitwise Operators

The bitwise operators evaluate to integer values. Each operator combines a bit in one operand with the corresponding bit in the other operand to calculate a result according to these logic tables.

Bitwise Binary AND Operator

&	0	1
0	0	0
1	0	1

Bitwise Binary OR Operator

I	0	1
0	0	1
1	1	1

Bitwise Binary Exclusive OR Operator

۸	0	1
0	0	1
1	1	0

Bitwise Binary Exclusive NOR Operator

^~ or ~^	0	1
0	1	0
1	0	1

Operators for Analog Blocks

Bitwise Unary Negation Operator

~	
0	1
1	0

Ternary Operator

There is only one ternary operator, the conditional operator. The conditional operator has the lowest precedence of all the operators listed in this chapter.

Conditional Operator

Operator	Precedence	Definition	Type of Operands Allowed	Example or Further Information
?:	12	exp?t_exp: f_exp	Valid expressions	I= 2==3 ? 1:0; // I = 0 R= 1==1 ? 1.0:0.0; // R=1.0

A complete conditional operator expression looks like this:

```
conditional_expr ? true_expr : false_expr
```

If $conditional_expr$ is true, the conditional operator evaluates to $true_expr$, otherwise to $false_expr$.

The conditional operator is right associative.

This operator performs the same function as the if-else construct. For example, the contribution statement

```
V(out) <+ V(in) > 2.5 ? 0.0 : 5.0 ;
```

is equivalent to

```
If (V(in) > 2.5)
    V(out) <+ 0.0;
else
    V(out) <+ 5.0;</pre>
```

Operators for Analog Blocks

Operator Precedence

The following table summarizes the precedence information for the unary, binary, and ternary operators. Operators at the top of the table have higher precedence than operators lower in the table.

Precedence	Operators	
1	+ - ! ~ (unary)	Highest precedence
2	* / %	
3	+ - (binary)	
4	<< <i>>></i>	
5	<<=>>=	
6	== !=	
7	&	
8	^ ~^ ^~	
9		
10	&&	
11		V
12	?: (conditional operator)	Lowest precedence

Expression Short-Circuiting

Sometimes the simulator can determine the value of an expression containing logical AND (&&), logical OR ($|\ |\ |$), or bitwise AND (&) without evaluating the entire expression. By taking advantage of such expressions, the simulator operates more efficiently.

7

Built-In Mathematical Functions

This chapter describes the mathematical functions provided by the Cadence[®] Verilog[®]-A language. These functions include

- <u>Standard Mathematical Functions</u> on page 88
- Trigonometric and Hyperbolic Functions on page 88

Because the simulator uses differentiation to evaluate expressions, Cadence recommends that you use only mathematical expressions that are continuously differentiable. To prevent run-time domain errors, make sure that each argument is within a function's domain.

Built-In Mathematical Functions

Standard Mathematical Functions

These are the standard mathematical functions supported by Verilog-A. The operands must be integers or real numbers.

Function	Description	Domain	Returned Value
abs(x)	Absolute	All x	Integer, if x is integer; otherwise, real
ceil(x)	Smallest integer larger than or equal to x	All x	Integer
$\exp(x)$	Exponential. See also "Limited Exponential Function" on page 120.	<i>x</i> < 80	Real
floor(x)	Largest integer less than or equal to \boldsymbol{x}	All x	Integer
ln(x)	Natural logarithm	<i>x</i> > 0	Real
log(x)	Decimal logarithm	<i>x</i> > 0	Real
$\max(x,y)$	Maximum	All x , all y	Integer, if x and y are integers; otherwise, real
$\min(x,y)$	Minimum	All x , all y	Integer, if x and y are integers; otherwise, real
pow(x,y)	Power of (x^y)	All y , if $x > 0$ y >= 0, if $x = 0y$ integer, if $x < 0$	Real
sqrt(x)	Square root	<i>x</i> > 0	Real

Trigonometric and Hyperbolic Functions

These are the trigonometric and hyperbolic functions supported by Verilog-A. The operands must be integers or real numbers. The simulator converts operands to real numbers if necessary.

Cadence Verilog-A Language Reference Built-In Mathematical Functions

The trigonometric and hyperbolic functions require operands specified in radians.

Function	Description	Domain
sin(x)	Sine	All x
$\cos(x)$	Cosine	AII x
tan(x)	Tangent	$x \neq n\left(\frac{\pi}{2}\right)$, n is odd
asin(x)	Arc-sine	-1 <= <i>x</i> <= 1
acos(x)	Arc-cosine	-1 <= <i>x</i> <= 1
atan(x)	Arc-tangent	All x
atan2(x,y)	Arc-tangent of x/y	All x , all y
hypot(x,y)	$\operatorname{Sqrt}(x^2 + y^2)$	All x , all y
sinh(x)	Hyperbolic sine	All x
cosh(x)	Hyperbolic cosine	AII x
tanh(x)	Hyperbolic tangent	All x
asinh(x)	Arc-hyperbolic sine	All x
acosh(x)	Arc-hyperbolic cosine	x >= 1
atanh(x)	Arc-hyperbolic tangent	-1 <= x <= 1

Cadence Verilog-A Language Reference Built-In Mathematical Functions

8

Detecting and Using Analog Events

During a simulation, the simulator generates analog events that you can use to control the behavior of your modules. The simulator generates some of these events automatically at various stages of the simulation. The simulator generates other events in accordance with criteria that you specify. Your modules can detect either kind of event and use the occurrences to determine whether specified statements run.

This chapter discusses the following kinds of events

- <u>Initial_step Event</u> on page 93
- Final step Event on page 93
- Cross Event on page 94
- Above Event on page 95
- <u>Timer Event</u> on page 97

Detecting and Using Analog Events

Detecting and Using Events

Use the @ operator to run a statement under the control of particular events.

```
event_control_statement ::=
    @ ( event_expr ) statement ;

event_expr ::=
    simple_event [ or event_expr ]

simple_event ::=
    initial_step_event
    final_step_event
    cross_event
    timer_event
```

statement is the statement controlled by event_expr.

simple_event is an event that you want to detect. The behavior depends on the context:

- In the analog context, when, and only when, simple_event occurs, the simulator runs statement. Otherwise, statement is skipped. The kinds of simple events are described in the following sections.
- In the digital context, processing of the block is prevented until the event expression evaluates to true.

If you want to detect more than one kind of event, you can use the event or operator. Any one of the events joined with the event or operator causes the simulator to run statement. The following fragment, for example, sets V(out) to zero or one at the beginning of the analysis and at any time V(sample) crosses the value 2.5.

```
analog begin
   @(initial_step or cross(V(sample)-2.5, +1)) begin
      vout = (V(in) > 2.5);
   end
   V(out) <+ vout;
end</pre>
```

For information on	See
initial_step_event	"Initial step Event" on page 93
final_step_event	"Final_step Event" on page 93
cross_event	"Cross Event" on page 94
above_event	"Above Event" on page 95
timer_event	"Timer Event" on page 97

Detecting and Using Analog Events

Initial_step Event

The simulator generates an initial_step event on the first time step in an analysis. Use the initial_step event to perform an action that should occur only at the beginning of an analysis.

```
initial_step_event ::=
        initial_step [ ( analysis_list ) ]
analysis_list ::=
        analysis_name { , analysis_name }
analysis_name ::=
        "analysis_identifier"
```

If the string in <code>analysis_identifier</code> matches the analysis being run, the simulator generates an initial_step event on the first time step of that analysis. If you do not specify <code>analysis_list</code>, the simulator generates an initial_step event on the first time step, or initial DC analysis, of every analysis.

Final_step Event

The simulator generates a final_step event on the last time step in an analysis. Use the final_step event to perform an action that should occur only at the end of an analysis.

```
final_step_event ::=
        final_step [ ( analysis_list ) ]
analysis_list ::=
        analysis_name { , analysis_name }
analysis_name ::=
        "analysis_identifier"
```

If the string in <code>analysis_identifier</code> matches the analysis being run, the simulator generates a final_step event on the last time step of that analysis. If you do not specify <code>analysis_list</code>, the simulator generates a final_step event on the last time step of every analysis.

In this release of Verilog-A, the only analysis type supported for the final_step event is tran.

You might use the final_step event to print out the results at the end of an analysis. For example, module bit_error_rate measures the bit-error of a signal and prints out the results at the end of the analysis. (This example also uses the timer event, which is discussed in <u>"Timer Event"</u> on page 97.)

```
module bit_error_rate (in, ref);
input in, ref;
electrical in, ref;
parameter real period=1, thresh=0.5;
integer bits, errors;
analog begin
    @(initial_step) begin
    bits = 0;
```

Detecting and Using Analog Events

Cross Event

According to criteria you set, the simulator can generate a cross event when an expression crosses zero in a specified direction. Use the cross function to specify which crossings generate a cross event.

expr1 is the real expression whose zero crossing you want to detect.

direction is an integer expression set to indicate which zero crossings the simulator should detect.

If you want to	Then
Detect all zero crossings	Do not specify direction, or set direction equal to 0
Detect only zero crossings where the value is increasing	Set direction equal to +1
Detect only zero crossings where the value is decreasing	Set direction equal to -1

time_tol is a constant expression with a positive value, which is the largest time interval that you consider negligible.

Detecting and Using Analog Events

 $expr_tol$ is a constant expression with a positive value, which is the largest difference that you consider negligible. If you specify $expr_tol$, both it and $time_tol$ must be satisfied. If you do not specify $expr_tol$, the simulator uses the value of its own reltol parameter.

In addition to generating a cross event, the cross function also controls the time steps to accurately resolve each detected crossing.

The cross function is subject to the restrictions listed in <u>"Restrictions on Using Analog Operators"</u> on page 120.

The following example illustrates how you might use the cross function and event. The cross function generates a cross event each time the sample voltage increases through the value 2.5. expr_tol is specified as the abstol associated with the potential nature of the net sample.

```
module samphold (in, out, sample) ;
output out ;
input in, sample ;
electrical in, out, sample ;
real hold ;
analog begin
    @(cross(V(sample)-2.5, +1, 0.01n, sample.potential.abstol))
    hold = V(in) ;
    V(out) <+ transition(hold, 0, 10n) ;
end
endmodule</pre>
```

Above Event

According to criteria you set, the simulator can generate an above event when an expression becomes greater than or equal to zero. Use the above function to specify when the simulator generates an above event. An above event can be generated and detected during initialization. By contrast, a cross event can be generated and detected only after at least one transient time step is complete.

```
above_function ::=
         above (expr1 [ , time_tol [ , expr_tol ] ] )
time_tol ::=
         expr2
expr_tol ::=
         expr3
```

expr1 is a real expression whose value is to be compared with zero.

time_tol is a constant real expression with a positive value, which is the largest time interval that you consider negligible.

Detecting and Using Analog Events

expr_tol is a constant real expression with a positive value, which is the largest difference that you consider negligible. If you specify $expr_tol$, both it and $time_tol$ must be satisfied. If you do not specify $expr_tol$, the simulator uses the value of its own reltol parameter.

During a transient analysis, after t = 0, the above function behaves the same as a cross function with the following specification.

```
cross(expr1 , 1 , time_tol, expr_tol )
```

During a transient analysis, the above function controls the time steps to accurately resolve the time when expr1 rises to zero or above.

The above function is subject to the restrictions listed in <u>"Restrictions on Using Analog Operators"</u> on page 120.

The following example illustrates how you might use the above function. The function generates an above event each time the analog voltage increases through the value 3.5 or decreases through the value 1.5.

```
connectmodule elect2logic_2(aVal, dVal);
   input aVal;
   output dVal;
   electrical aVal;
   logic dVal;
   parameter real thresholdLo = 1.5;
   parameter real thresholdHi = 3.5;
   integer iVal;
   assign dVal = iVal; // direct driver/receiver propagation
   always @(above(V(aVal) - thresholdHi))
        iVal = 1'b1;
   always @(above(thresholdLo - V(aVal)))
        iVal = 1'b0;
endmodule
```

The usefulness of the above function becomes apparent when elect2logic is inserted across the in port of the inv I1 instance in the following module.

```
module top;
    electrical src, gnd;
    logic out;
    ground gnd;
    vsource #(.dc(5)) V1(src,gnd);
    inv I1(src,out);
endmodule
module inv(in,out);
    input in;
    output out;
    assign out = !in;
endmodule
```

Detecting and Using Analog Events

The modules describe a circuit where an analog DC voltage source, V1, generates a constant 5 volt signal that drives a digital inverter. Using the above function in elect2logic sets the values correctly at the end of the initialization. However, if the above function is replaced with the cross function, the value of out is set to 1'b1 at the end of the initialization and retains that value throughout the transient analysis. This incorrect result is caused by the fact that cross events cannot be generated or detected during initialization.

Timer Event

According to criteria you set, the simulator can generate a timer event at specified times during a simulation. Use the timer function to specify when the simulator generates a timer event.

```
timer_function ::=
     timer ( start_time [ , period [ , timetol ]] )
```

start_time is a dynamic expression specifying an initial time. The simulator places a first time step at, or just beyond, the start_time that you specify and generates a timer event.

period is a dynamic expression specifying a time interval. The simulator places time steps and generates events at each multiple of period after start_time.

timetol is a constant expression specifying how close a placed time point must be to the actual time point.

The module squarewave, below, illustrates how you might use the timer function to generate timer events. In squarewave, the output voltage changes from positive to negative or from negative to positive at every time interval of period/2.

```
module squarewave (out)
output out ;
electrical out ;
parameter period = 1.0 ;
integer x ;
analog begin
    @(initial_step) x = 1 ;
    @(timer(0, period/2)) x = -x ;
    V(out) <+ transition(x, 0.0, period/100.0 ) ;
end
endmodule</pre>
```

Cadence Verilog-A Language Reference Detecting and Using Analog Events

Simulator Functions

This chapter describes the Cadence[®] Verilog[®]-A language simulator functions. The simulator functions let you access information about a simulation and manage the simulation's current state. You can also use the simulator functions to display and record simulation results.

For information about using simulator functions, see

- Announcing Discontinuity on page 101
- Bounding the Time Step on page 103
- Finding When a Signal Is Zero on page 103
- Querying the Simulation Environment on page 104
- Obtaining and Setting Signal Values on page 106
- Determining the Current Analysis Type on page 108
- Implementing Small-Signal AC Sources on page 110
- Implementing Small-Signal Noise Sources on page 110
- Generating Random Numbers on page 112
- Generating Random Numbers in Specified Distributions on page 112
- Interpolating with Table Models on page 118

For information on analog operators and filters, see

- Limited Exponential Function on page 120
- Time Derivative Operator on page 121
- Time Integral Operator on page 121
- Circular Integrator Operator on page 123
- Delay Operator on page 125

Simulator Functions

- <u>Transition Filter</u> on page 126
- Slew Filter on page 129
- Implementing Laplace Transform S-Domain Filters on page 131
- Implementing Z-Transform Filters on page 137

For descriptions of functions used to control input and output, see

- <u>Displaying Results</u> on page 141
- Working with Files on page 146

For descriptions of functions used to control the simulator, see

■ Exiting to the Operating System on page 150

For a description of the \$pwr function, which is used to specify power consumption in a module, see

■ Specifying Power Consumption on page 145

For information on using user-defined functions in the Verilog-A language, see

- Declaring an Analog User-Defined Function on page 152
- Calling a User-Defined Analog Function on page 153

Simulator Functions

Announcing Discontinuity

Use the \$discontinuity function to tell the simulator about a discontinuity in signal behavior.

```
discontinuity_function ::=
    $\footnote{\text{discontinuity}}[ (constant_expression) ]
```

constant_expression, which must be zero or a positive integer, is the degree of the discontinuity. For example, \$discontinuity, which is equivalent to \$discontinuity(0), indicates a discontinuity in the equation, and \$discontinuity(1) indicates a discontinuity in the slope of the equation.

You do not need to announce discontinuities created by switch branches or built-in functions such as transition and slew.

Be aware that using the \$discontinuity function does not guarantee that the simulator will be able to handle a discontinuity successfully. If possible, you should avoid discontinuities in the circuits you model.

The following example shows how you might use the \$discontinuity function while describing the behavior of a source that generates a triangular wave. As the <u>Triangular Wave</u> figure on page 101 shows, the triangular wave is continuous, but as the <u>Triangular Wave First Derivative</u> figure on page 101 shows, the first derivative of the wave is discontinuous.

Triangular Wave



Triangular Wave First Derivative



The module trisource describes this triangular wave source.

```
module trisource (vout);
output vout;
voltage vout;
parameter real wavelength = 10.0, amplitude = 1.0;
integer slope;
real wstart;
```

Simulator Functions


The two \$discontinuity functions in trisource tell the simulator about the discontinuities in the derivative. In response, the simulator uses analysis techniques that take the discontinuities into account.

The module relay, as another example, uses the \$discontinuity function while modeling a relay.

```
module relay (c1, c2, pin, nin);
inout c1, c2;
input pin, nin;
electrical c1, c2, pin, nin;
parameter real r = 1;
analog begin
    @(cross(V(pin, nin) - 1, 0, 0.01n, pin.potential.abstol)) $discontinuity(0);
    if (V(pin, nin) >= 1)
        I(c1, c2) <+ V(c1, c2) / r;
    else
        I(c1, c2) <+ 0;
end
endmodule</pre>
```

The \$discontinuity function in relay tells the simulator that there is a discontinuity in the current when the voltage crosses the value 1. For example, passing a triangular wave like that shown in the Relay Voltage figure on page 102 through module relay produces the discontinuous current shown in the Relay Current figure on page 103.

Relay Voltage



Simulator Functions

Relay Current



Bounding the Time Step

Use the \$bound_step function to specify the maximum time allowed between adjacent time points during simulation.

By specifying appropriate time steps, you can force the simulator to track signals as closely as your model requires. For example, module sinwave forces the simulator to simulate at least 50 time points during each cycle.

Finding When a Signal Is Zero

Use the last_crossing function to find out what the simulation time was when a signal expression last crossed zero.

```
last_crossing_function ::=
    last_crossing ( signal_expression , direction )
```

Set direction to indicate which crossings the simulator should detect.

If you want to	Then
Detect all crossings	Set direction equal to 0

Simulator Functions

If you want to	Then
Detect only crossings where the value is increasing	Set direction equal to +1
Detect only crossings where the value is decreasing	Set direction equal to -1

Before the first detectable crossing, the last_crossing function returns a negative value.

The last_crossing function is subject to the restrictions listed in <u>"Restrictions on Using Analog Operators"</u> on page 120.

The last_crossing function does not control the time step to get accurate results and uses interpolation to estimate the time of the last crossing. To improve the accuracy, you might want to use the last_crossing function together with the cross function.

For example, module period calculates the period of the input signal, using the cross function to resolve the times accurately.

```
module period (in) ;
input in ;
voltage in ;
integer crosscount ;
real latest, earlier;
analog begin
   @(initial_step) begin
       crosscount = 0;
        earlier = 0 ;
    end
    @(cross(V(in), +1)) begin
        crosscount = crosscount + 1 ;
        earlier = latest ;
    end
    latest = last_crossing(V(in), +1);
   @(final_step) begin
        if (crosscount < 2)
            $strobe("Could not measure the period.") ;
        else
            $strobe("Period = %g, Crosscount = %d", latest-earlier, crosscount);
    end
end
endmodule
```

Querying the Simulation Environment

Use the simulation environment functions described in the following sections to obtain information about the current simulation environment.

Simulator Functions

Obtaining the Current Simulation Time

Verilog-A provide two environment parameter functions that you can use to obtain the current simulation time: \$abstime and \$realtime.

\$abstime Function

Use the \$abstime function to obtain the current simulation time in seconds.

```
abstime_function ::= $abstime
```

\$realtime Function

Use the Srealtime function to obtain the current simulation time in seconds.

```
realtime_function ::=
    $realtime[(time_scale)]
```

time_scale is a value used to scale the returned simulation time. The valid values are the integers 1, 10, and 100, followed by one of the scale factors in the following table.

Scale Factor	Meaning
s	Seconds
ms	Milliseconds
us	Microseconds
ns	Nanoseconds
ps	Picoseconds
fs	Femtoseconds

If you do not specify time_scale, the return value is scaled to the `time_unit of the module that invokes the function.

For example, to print out the current simulation time in seconds, you might code

```
$strobe("Simulation time = %e", $realtime(1s));
```

Obtaining the Current Ambient Temperature

Use the \$temperature function to obtain the ambient temperature of a circuit in degrees Kelvin.

Simulator Functions

```
temperature_function ::=
    $temperature
```

Obtaining the Thermal Voltage

Use the \$vt function to obtain the thermal voltage, (kT/q), of a circuit.

```
vt_function ::=
    $vt[(temp)]
```

temp is the temperature, in degrees Kelvin, at which the thermal voltage is to be calculated. If you do not specify temp, the thermal voltage is calculated at the temperature returned by the \$temperature function.

Obtaining and Setting Signal Values

Use the access functions to obtain or set the signal values.

Access functions in Verilog-A take their names from the discipline associated with a node, port, or branch. Specifically, the access function names are defined by the access attributes specified for the discipline's natures.

For example, the electrical discipline, as defined in the standard definitions, uses the nature Voltage for potential. The nature Voltage is defined with the access attribute equal to V. Consequently, the access function for electrical potential is named V. For additional information, see Appendix C, "Standard Definitions."

To set a voltage, use the V access function on the left side of a contribution statement.

```
V(out) <+ I(in) * Rparam ;</pre>
```

To obtain a voltage, you might use the $\,\,^{\lor}$ access function as illustrated in the following fragment.

Simulator Functions

```
I(c1, c2) <+ V(c1, c2) / r;
```

You can apply access functions only to scalars or to individual elements of a vector. The scalar element of a vector is selected with an index. For example, V(in[1] accesses the voltage in[1].

To see how you can use access functions, consult the "Access Function Formats" table. In the table, b1 refers to a branch, n1 and n2 refer to either nodes or ports, and p1 refers to a port. To make the example concrete, the branches, nodes, and ports used in the table belong to the electrical discipline, where v is the name of the access function for the voltage (potential) and v is the name of the access function for the current (flow). Access functions for other disciplines have different names, but you use them in the same ways. For example, MMF is the access function for potential in the magnetic discipline.

Access Function Formats

Format	Effect
V(b1)	Accesses the potential across branch b1
V(n1)	Accesses the potential of n1 relative to ground
V(n1,n2)	Accesses the potential difference on the unnamed branch between $\mathtt{n1}$ and $\mathtt{n2}$
I(b1)	Accesses the current on branch b1
I(n1)	Accesses the current flowing from n1 to ground
I(n1, n2)	Accesses the current flowing on the unnamed branch between $n1$ and $n2$; node $n1$ and node $n2$ cannot be the same node
I(p1,p1)	Accesses the current flow into the module through port $p1$. This format accesses the port branch associated with port $p1$.

You can use a port access to monitor the flow. In the following example, the simulator issues a warning if the total diode current becomes too large.

Simulator Functions

Accessing Attributes

Use the hierarchical referencing operator to access the attributes for a node or branch.

node_identifier is the node or branch whose attribute you want to access.

attribute_identifier is the attribute you want to access.

For example, the following fragment illustrates how to access the abstol values for a node and a branch.

Analysis-Dependent Functions

The analysis-dependent functions change their behavior according to the type of analysis being performed.

Determining the Current Analysis Type

Use the analysis function to determine whether the current analysis type matches a specified type. By using this function, you can design modules that change their behavior during different kinds of analyses.

```
analysis ( analysis_list )
analysis_list ::=
          analysis_name { , analysis_name }
analysis_name ::=
          "analysis_type"
```

Simulator Functions

analysis_type is one of the following analysis types.

Analysis Types and Descriptions

Analysis Type	Analysis Description
ac	AC analysis
dc	OP or DC analysis
pac	Periodic AC (PAC) analysis
pnoise	Periodic noise (PNoise) analysis
pss	Periodic steady-state analysis
pxf	Periodic transfer function analysis
sp	S-parameter analysis
static	Any equilibrium point calculation, including a DC analysis as well as those that precede another analysis, such as the DC analysis that precedes an AC or noise analysis, or the initial-condition analysis that precedes a transient analysis
tdr	Time-domain reflectometer analysis
tran	Transient analysis
xf	Transfer function analysis

The following table describes the values returned by the analysis function for some of the commonly used analyses. A return value of 1 represents TRUE and a value of 0 represents FALSE.

	Simulator Analysis Type						
Argument	DC	TRAN		AC		NOISE	
		OP	TRAN	OP	AC	OP	AC
static	1	1	0	1	0	1	0
ic	0	1	0	0	0	0	0
dc	1	0	0	0	0	0	0
tran	0	1	1	0	0	0	0
ac	0	0	0	1	1	0	0
noise	0	0	0	0	0	1	1

Simulator Functions

You can use the analysis function to make module behavior dependent on the current analysis type.

```
if (analysis("dc", "ic"))
   out = ! V(in) > 0.0;
else
    @(cross (V(in),0)) out = ! out
V(out) <+ transition (out, 5n, 1n, 1n);</pre>
```

Implementing Small-Signal AC Sources

Use the ac_stim function to implement a sinusoidal stimulus for small-signal analysis.

```
ac_stim ( [ "analysis_type" [ , mag [ , phase]]] )
```

analysis_type, if you specify it, must be one of the analysis types listed in the <u>Analysis</u> Types and Descriptions table on page 109. The default for $analysis_type$ is ac. The mag argument is the magnitude, with a default of 1. phase is the phase in radians, with a default of 0.

The ac_stim function models a source with magnitude mag and phase phase only during the analysis_type analysis. During all other small-signal analyses, and during large-signal analyses, the ac_stim function returns 0.

Implementing Small-Signal Noise Sources

Verilog-A provides three functions to support noise modeling during small-signal analyses:

- white noise function
- flicker_noise function
- noise_table function

White noise Function

Use the white_noise function to generate white noise, noise whose current value is completely uncorrelated with any previous or future values.

```
white_noise( power [ , "name"])
power is the power of the source.
```

name is a label for the noise source. The simulator uses name to identify the contributions of noise sources to the total output noise. The simulator combines into a single source all noise sources with the same name from the same module instance.

Simulator Functions

The white_noise function is active only during small-signal noise analyses and returns 0 otherwise.

For example, you might include the following fragment in a module describing the behavior of a diode:

```
I(diode) <+ white_noise( 2 * 'P_Q * I(diode), "sourcel" );</pre>
```

flicker_noise Function

Use the flicker_noise function to generate pink noise that varies in proportion to:

```
1/f^{\exp}
```

The syntax for the flicker_noise function is flicker_noise(power, exp [, "name"])

power is the power of the source at 1 Hz.

name is a label for the noise source. The simulator uses name to identify the contributions of noise sources to the total output noise. The simulator combines into a single source all noise sources with the same name from the same module instance.

The flicker_noise function is active only during small-signal noise analyses and returns 0 otherwise.

For example, you might include the following fragment in a module describing the behavior of a diode:

```
I(diode) <+ flicker_noise( kf * pow(abs(I(diode)),af),ef) ;</pre>
```

Noise table Function

Use the noise_table function to generate noise where the spectral density of the noise varies as a piecewise linear function of frequency.

```
noise_table(vector [ , "name" ])
```

vector is an array containing pairs of real numbers. The first number in each pair is a frequency in hertz; the second number is the power at that frequency. The noise_table function uses linear interpolation to compute the spectral density for each frequency.

name is a label for the noise source. The simulator uses name to identify the contributions of noise sources to the total output noise. The simulator combines into a single source all noise sources with the same name from the same module instance.

Simulator Functions

The noise_table function is active only during small-signal noise analyses and returns 0 otherwise.

Generating Random Numbers

Use the \$random function to generate a signed integer, 32-bit, pseudorandom number.

```
$random [ ( seed ) ] ;
```

seed is a reg, integer, or time variable used to initialize the function. The seed provides a starting point for the number sequence and allows you to restart at the same point. If, as Cadence recommends, you use seed, you must assign a value to the variable before calling the random function.

The \$random function generates a new number every time step.

Individual \$random statements with different seeds generate different sequences, and individual \$random statements with the same seed generate identical sequences.

The following code fragment uses the absolute value function and the modulus operator to generate integers between 0 and 99.

Generating Random Numbers in Specified Distributions

Verilog-A provides functions that generate random numbers in the following distribution patterns:

- Uniform
- Normal (Gaussian)
- Exponential

Simulator Functions

- Poisson
- Chi-square
- Student's T
- Erlang

In releases prior to IC5.0, the functions beginning with \$dist return real numbers rather than integer numbers. If you need to continue getting real numbers in more recent releases, change each \$dist function to the corresponding \$rdist function.

Uniform Distribution

Use the \$rdist_uniform function to generate random real numbers (or the \$dist_uniform function to generate integer numbers) that are evenly distributed throughout a specified range.

```
$rdist_uniform ( seed , start , end ) ;
$dist_uniform ( seed , start , end ) ;
```

seed is a scalar integer variable used to initialize the sequence of generated numbers. seed must be a variable because the function updates the value of seed at each iteration. To ensure generation of a uniform distribution, change the value of seed only when you initialize the sequence.

start is an integer expression that specifies the smallest number that the \$dist_uniform function is allowed to return. start must be smaller than end.

end is an integer expression that specifies the largest number that the $dist_uniform$ function is allowed to return. end must be larger than start.

The following module returns a series of real numbers, each of which is between 20 and 60 inclusively.

```
module distcheck (pinout) ;
electrical pinout ;
parameter integer start_range = 20 ;
                                       // A parameter
integer seed, end_range;
real rrandnum ;
analog begin
    @ (initial_step) begin
        seed = 23;
                                           // Initialize the seed just once
        end_range = 60 ;
                                           // A variable
    rrandnum = $rdist uniform(seed, start range, end range);
    $display ("Random number is %g", rrandnum );
// The next line shows how the seed changes at each
// iterative use of the distribution function.
```

Simulator Functions

```
$display ("Current seed is %d", seed);
V(pinout) <+ rrandnum;
end // of analog block
endmodule</pre>
```

Normal (Gaussian) Distribution

Use the \$rdist_normal function to generate random real numbers (or the \$dist_normal function to generate integer numbers) that are normally distributed.

```
$rdist_normal ( seed , mean , standard_deviation ) ;
$dist_normal ( seed , mean , standard_deviation ) ;
```

seed is a scalar integer variable used to initialize the sequence of generated numbers. seed must be a variable because the function updates the value of seed at each iteration. To ensure generation of a normal distribution, change the value of seed only when you initialize the sequence.

mean is an integer expression that specifies the value to be approached by the mean value of the generated numbers.

standard_deviation is an integer expression that determines the width of spread of the generated values around mean. Using a larger standard_deviation spreads the generated values over a wider range.

To generate a gaussian distribution, use a mean of 0 and a standard_deviation of 1. For example, the following module returns a series of real numbers that together form a gaussian distribution.

```
module distcheck (pinout);
electrical pinout;
integer seed;
real rrandnum;
analog begin
    @ (initial_step) begin
        seed = 23;
    end
    rrandnum = $rdist_normal( seed, 0, 1 );
    $display ("Random number is %g", rrandnum );
    V(pinout) <+ rrandnum;
end // of analog block
endmodule</pre>
```

Exponential Distribution

Use the \$rdist_exponential function to generate random real numbers (or the \$dist_exponential function to generate integer numbers) that are exponentially distributed.

Simulator Functions

```
$rdist_exponential ( seed , mean ) ;
$dist_exponential ( seed , mean ) ;
```

seed is a scalar integer variable used to initialize the sequence of generated numbers. seed must be a variable because the function updates the value of seed at each iteration. To ensure generation of an exponential distribution, change the value of seed only when you initialize the sequence.

mean is an integer value greater than zero. mean specifies the value to be approached by the mean value of the generated numbers.

For example, the following module returns a series of real numbers that together form an exponential distribution.

Poisson Distribution

Use the \$rdist_poisson function to generate random real numbers (or the \$dist_poisson function to generate integer numbers) that form a Poisson distribution.

```
$rdist_poisson ( seed , mean ) ;
$dist_poisson ( seed , mean ) ;
```

seed is a scalar integer variable used to initialize the sequence of generated numbers. seed must be a variable because the function updates the value of seed at each iteration. To ensure generation of a Poisson distribution, change the value of seed only when you initialize the sequence.

mean is an integer value greater than zero. mean specifies the value to be approached by the mean value of the generated numbers.

For example, the following module returns a series of real numbers that together form a Poisson distribution.

```
module distcheck (pinout) ;
electrical pinout ;
```

Simulator Functions

Chi-Square Distribution

Use the <code>\$rdist_chi_square</code> function to generate random real numbers (or the <code>\$dist_chi_square</code> function to generate integer numbers) that form a chi-square distribution.

```
$rdist_chi_square ( seed , degree_of_freedom ) ;
$dist_chi_square ( seed , degree_of_freedom ) ;
```

seed is a scalar integer variable used to initialize the sequence of generated numbers. seed must be a variable because the function updates the value of seed at each iteration. To ensure generation of a chi-square distribution, change the value of seed only when you initialize the sequence.

degree_of_freedom is an integer value greater than zero. degree_of_freedom determines the width of spread of the generated values. Using a larger degree_of_freedom spreads the generated values over a wider range.

For example, the following module returns a series of real numbers that together form a chi-square distribution.

Simulator Functions

Student's T Distribution

Use the \$rdist_t function to generate random real numbers (or the \$dist_t function to generate integer numbers) that form a Student's T distribution.

```
$rdist_t ( seed , degree_of_freedom ) ;
$dist_t ( seed , degree_of_freedom ) ;
```

seed is a scalar integer variable used to initialize the sequence of generated numbers. seed must be a variable because the function updates the value of seed at each iteration. To ensure generation of a Student's T distribution, change the value of seed only when you initialize the sequence.

degree_of_freedom is an integer value greater than zero. degree_of_freedom determines the width of spread of the generated values. Using a larger degree_of_freedom spreads the generated values over a wider range.

For example, the following module returns a series of real numbers that together form a Student's T distribution.

```
module distcheck (pinout);
electrical pinout;
integer seed, dof;
real rrandnum;
analog begin
    @ (initial_step) begin
    seed = 23;
    dof = 15; // Degree of freedom must be > 0
    end
    rrandnum = $rdist_t(seed, dof);
    $display ("Random number is %g", rrandnum);
    V(pinout) <+ rrandnum;
end // of analog block
endmodule</pre>
```

Erlang Distribution

Use the \$rdist_erlang function to generate random real numbers (or the \$dist_erlang function to generate integer numbers) that form an Erlang distribution.

```
$rdist_erlang ( seed , k , mean ) ;
$dist_erlang ( seed , k , mean ) ;
```

seed is a scalar integer variable used to initialize the sequence of generated numbers. seed must be a variable because the function updates the value of seed at each iteration. To ensure generation of an Erlang distribution, change the value of seed only when you initialize the sequence.

k is an integer value greater than zero. Using a larger value for k decreases the variance of the distribution.

Simulator Functions

mean is an integer value greater than zero. mean specifies the value to be approached by the mean value of the generated numbers.

For example, the following module returns a series of real numbers that together form an Erlang distribution.

```
module distcheck (pinout) ;
electrical pinout ;
integer seed, k, mean ;
real rrandnum ;
analog begin
    @ (initial_step) begin
        seed = 23 ;
                               // k must be > 0
        k = 20 ;
        mean = 15;
                                // Mean must be > 0
    rrandnum = $rdist_erlang(seed, k, mean) ;
    $display ("Random number is %g", rrandnum );
    V(pinout) <+ rrandnum ;</pre>
end // of analog block
endmodule
```

Interpolating with Table Models

Use the \$table_model function to model the behavior of a design by interpolating between and extrapolating outside of data points.

independent_var is a numerical expression used as an independent model variable. It can be any legal expression that can be assigned to an analog signal.

filename is the text file that stores the sample points. The sample points are stored in the file in the following format:

$$P_1 P_2 P_3 \dots P_M$$

Simulator Functions

where P_i (i = 1...M) are the sample points. Each sample point P_i is on a separate line and is represented as a sequence of numbers, $X_{i\,1}\,X_{i\,2}\,...\,X_{i\,N}\,Y_i$ where N is the dimension of the model, $X_{i\,k}$ is the coordinate of the sample point in the kth dimension, and Y_i is the model value at this point. Comments, which begin with #, can be inserted anyplace in the file and continue to the end of the line.

ctrl_string controls the numerical aspects of the interpolation process. It consists of subcontrol strings for each dimension.

degree_char is the degree of the splines used for interpolation. The degree must not be zero or exceed 3. The default value is 1.

extrap_char controls how the simulator evaluates a point that is outside the region of sample points included in the data file. The $\mathbb C$ (clamp) extrapolation method uses a horizontal line that passes through the nearest sample point, also called the end point, to extend the model evaluation. The $\mathbb L$ (linear) extrapolation method, which is the default method, models the extrapolation through a tangent line at the end point. The $\mathbb S$ (spline) extrapolation method uses the polynomial for the nearest segment (the segment at the end) to evaluate a point beyond the interpolation area. The $\mathbb E$ (error) extrapolation method ends the simulation when the point to be evaluated is beyond the interpolation area.

You can specify the extrapolation method to be used for each end of the sample point region. When you do not specify an <code>extrap_char</code> value, the linear extrapolation method is used for both ends. When you specify only one <code>extrap_char</code> value, the specified extrapolation method is used for both ends. When you specify two <code>extrap_char</code> values, the first character specifies the extrapolation method for the end with the smaller coordinate value, and the second character specifies the method for the end with the larger coordinate value.

For example, assume that you have an appropriate data file named nmos.tbl. You might use it in a module as follows.

```
'include "disciplines.vams"
'include "constants.vams"

module mynmos (g, d, s);
electrical g, d, s;
inout g, d, s;
analog begin
        I(d, s) <+ $table_model (V(g, s), V(d, s), "nmos.tbl", "3CL,3CL");
end
endmodule</pre>
```

In this example, the independent variables are V(g,s) and V(d,s). The degree of the splines used for interpolation is 3 for each of the two dimensions. For each of the two dimensions, the extrapolation method for the lower end is clamping and the extrapolation for the upper end is linear.

Simulator Functions

Analog Operators

Analog operators are functions that operate on more than just the current value of their arguments. These functions maintain an internal state and produce a return value that is a function of an input expression, the arguments, and their internal state.

The analog operators are the

- Limited exponential function
- Time derivative operator
- Time integral operator
- Circular integrator operator
- Delay operator
- Transition filter
- Slew filter
- Laplace transform filters
- Z-transform filters

Restrictions on Using Analog Operators

Analog operators are subject to these restrictions:

- You can use analog operators inside an if or case construct only if the controlling conditional expression consists entirely of literal numerical constants, parameters or the analysis function.
- You cannot use analog operators in repeat, while, or for statements.
- You cannot use analog operators inside a function.
- You cannot specify a null argument in the argument list of an analog operator.

Limited Exponential Function

Use the limited exponential function to calculate the exponential of a real argument.

```
limexp( expr )
```

expr is a dynamic expression of type real.

Simulator Functions

The limexp function limits the iteration step size to improve convergence. limexp behaves like the exp function, except that using limexp to model semiconductor junctions generally results in dramatically improved convergence. For information on the exp function, see "Standard Mathematical Functions" on page 88.

The limexp function is subject to the restrictions listed in <u>"Restrictions on Using Analog Operators"</u> on page 120.

Time Derivative Operator

Use the time derivative operator to calculate the time derivative of an argument.

```
ddt( input [ , abstol | nature ] )
```

input is a dynamic expression.

absto1 is a constant specifying the absolute tolerance that applies to the output of the ddt operator. Set absto1 at the largest signal level that you consider negligible. In this release of Verilog-A, absto1 is ignored.

nature is a nature from which the absolute tolerance is to be derived. In this release of Verilog-A, nature is ignored.

The time derivative operator is subject to the restrictions listed in <u>"Restrictions on Using Analog Operators"</u> on page 120.

In DC analyses, the ddt operator returns 0. In small-signal analyses, the ddt operator phase-shifts expr according to the following formula.

```
output(\omega) = j \cdot \omega \cdot input(\omega)
```

To define a higher order derivative, you must use an internal node or signal. For example, a statement such as the following is illegal.

```
V(out) <+ ddt(ddt(V(in))) // ILLEGAL!</pre>
```

For an example illustrating how to define higher order derivatives correctly, see <u>"Using Integration and Differentiation with Analog Signals"</u> on page 39.

Time Integral Operator

Use the time integral operator to calculate the time integral of an argument.

```
idt( input [ , ic [ , assert [ , abstol | nature ] ] ] )
```

input is a dynamic expression to be integrated.

Simulator Functions

ic is a dynamic expression specifying the initial condition.

assert is a dynamic integer-valued parameter. To reset the integration, set assert to a nonzero value.

abstol is a constant explicit absolute tolerance that applies to the input of the idt operator. Set abstol at the largest signal level that you consider negligible. In this release of Verilog-A, abstol is ignored.

nature is a nature from which the absolute tolerance is to be derived. In this release of Verilog-A, nature is ignored.

The time integral operator is subject to the restrictions listed in <u>"Restrictions on Using Analog Operators"</u> on page 120.

The value returned by the idt operator during AC analysis depends on which of the parameters you specify.

If you specify	Then idt returns
input	$\int_0^t x(\tau)d\tau$
	The time-integral of x from 0 to t with the initial condition being computed in the DC analysis.
input,ic	$\int_0^t x(\tau)d\tau + ic$
	The time-integral of x from 0 to t with initial condition ic . In DC or IC analyses, returns ic .
input,ic, assert	$\int_{t_0}^t x(\tau)d\tau + ic$
	The time-integral of x from t_0 to t with initial condition ic . In DC or IC analyses, and when $assert$ is nonzero, returns ic . t_0 is the time when $assert$ last became 0.
input, ic, assert, abstol	$\int_{t_0}^t x(\tau)d\tau + ic$
	The time-integral of x from t_0 to t with initial condition i_C . In DC or IC analysis, and when $assert$ is nonzero, returns i_C . t_0 is the time when $assert$ last became 0.

Simulator Functions

If you specify	Then idt returns
input, ic, assert, nature	$\int_{t_0}^t x(\tau)d\tau + ic$
	The time-integral of x from t_0 to t with initial condition ic . In DC or IC analysis, and when $assert$ is nonzero, returns ic . t_0 is the time when $assert$ last became 0.

The initial condition forces the DC solution to the system. You must specify the initial condition, ic, unless you are using the idt operator in a system with feedback that forces input to zero. If you use a model in a feedback configuration, you can leave out the initial condition without any unexpected behavior during simulation. For example, an operational amplifier alone needs an initial condition, but the same amplifier with the right external feedback circuitry does not need that forced DC solution.

The following statement illustrates using idt with a specified initial condition.

```
V(out) <+ sin(2*`M_PI*(fc*$abstime + idt(gain*V(in),0))) ;</pre>
```

Circular Integrator Operator

Use the circular integrator operator to convert an expression argument into its indefinitely integrated form.

```
idtmod(expr [ , ic [ , modulus [, offset [, abstol | nature ] ] ] ] )
```

expr is the dynamic integrand or expression to be integrated.

ic is a dynamic initial condition. By default, the value of ic is zero.

modulus is a dynamic value at which the output of idtmod is reset. modulus must be a positive value equation. If you do not specify modulus, idtmod behaves like the idt operator and performs no limiting on the output of the integrator.

offset is a dynamic value added to the integration. The default is zero.

The modulus and offset parameters define the bounds of the integral. The output of the idtmod function always remains in the range

```
offset < idtmod_output < offset+modulus</pre>
```

abstol is a constant explicit absolute tolerance that applies to the input of the idtmod operator. Set abstol at the largest signal level that you consider negligible. In this release of Verilog-A, abstol is ignored.

Simulator Functions

nature is a nature from which the absolute tolerance is to be derived. In this release of Verilog-A, nature is ignored.

The circular integrator operator is subject to the restrictions listed in <u>"Restrictions on Using Analog Operators"</u> on page 120.

The value returned by the idtmod operator depends on which parameters you specify.

If you specify	Then idtmod returns
expr	$x = \int_0^t \exp(\tau) d\tau$
	The time-integral of $expr$ from 0 to t with the initial condition being computed in the DC analysis. Returns x .
expr, ic	$x = \int_0^t \exp(\tau) d\tau + ic$
	The time-integral of $expr$ from 0 to t with initial condition ic . In DC or IC analysis, returns ic ; otherwise, returns x .
expr,ic, modulus	$x = \int_0^t \exp(\tau) d\tau + ic$
	where $x = n*modulus + k$ n =3, -2, -1, 0, 1, 2, 3 Returns k where $0 < k < modulus$
expr, ic, modulus,	$x = \int_0^t \exp(\tau) d\tau + ic$
offset	where $x = n*modulus + k$ Returns k where offset $< k < offset + modulus$
expr, ic, modulus,	$x = \int_0^t \exp(\tau) d\tau + ic$
offset, abstol	where $x = n*modulus + k$ Returns k where offset $< k < offset + modulus$
expr, ic, modulus,	$x = \int_0^t \exp(\tau) d\tau + ic$
offset, nature	where $x = n*modulus + k$ Returns k where offset $< k < offset + modulus$

Simulator Functions

The initial condition forces the DC solution to the system. You must specify the initial condition, ic, unless you are using idtmod in a system with feedback that forces expr to zero. If you use a model in a feedback configuration, you can leave out the initial condition without any unexpected behavior during simulation.

Example

The circular integrator is useful in cases where the integral can get very large, such as in a voltage controlled oscillator (VCO). For example, you might use the following approach to generate arguments in the range $[0,2\pi]$ for the sinusoid.

```
phase = idtmod(fc + gain*V(IN), 0, 1, 0); //Phase is in range [0,1]. V(OUT) <+ \sin(2*PI*phase);
```

Delay Operator

Use the absdelay operator to delay the entire signal of a continuously valued waveform.

```
absdelay( expr , time_delay [ , max_delay ] )
```

expr is a dynamic expression to be delayed.

 $time_delay$, a dynamic nonnegative value, is the length of the delay. If you specify max_delay , you can change the value of $time_delay$ during a simulation, as long as the value remains in the range $0 < time_delay < max_delay$. Typically $time_delay$ is a constant but can also vary with time (when max_delay is defined).

 max_delay is a constant nonnegative number greater than or equal to $time_delay$. You cannot change max_delay because the simulator ignores any attempted changes and continues to use the initial value.

For example, to delay an input voltage you might code

```
V(out) <+ absdelay(V(in), 5u);</pre>
```

The absdelay operator is subject to the restrictions listed in <u>"Restrictions on Using Analog Operators"</u> on page 120.

In DC and operating analyses, the absdelay operator returns the value of expr unchanged. In small-signal analyses, the absdelay operator phase-shifts expr according to the following formula.

$$output(\omega) = input(\omega) \cdot e^{-j\omega} \cdot time_{delay}$$

Simulator Functions

In time-domain analyses, the absdelay operator introduces a transport delay equal to the instantaneous value of time_delay based on the following formula.

```
Output(t) = Input(max(t-time_delay, 0))
```

Transition Filter

Use the transition filter to smooth piecewise constant waveforms, such as digital logic waveforms. The transition filter returns a real number that over time describes a piecewise linear waveform. The transition filter also causes the simulator to place time points at both corners of a transition to assure that each transition is adequately resolved.

```
transition(input [, delay [, rise_time [, fall_time [, timetol ]]]])
```

input is a dynamic input expression that describes a piecewise constant waveform. It must have a real value. In DC analysis, the transition filter simply returns the value of input. Changes in input do not have an effect on the output value until delay seconds have passed.

delay is a dynamic nonnegative real value that is an initial delay. By default, delay has a value of zero.

 $rise_time$ is a dynamic positive real value specifying the time over which you want positive transitions to occur. If you do not specify $rise_time$ or if you give $rise_time$ a value of 0, $rise_time$ defaults to the value defined by 'default_transition.

 $fall_time$ is a dynamic positive real number specifying the time over which you want negative transitions to occur. By default, $fall_time$ has the same value that $rise_time$ has. If $rise_time$ is not specified or has a value of 0, $fall_time$ defaults to the value defined by 'default_transition.

If 'default_transition is not specified, the default behavior of the transition filter approximates the ideal behavior of a zero-duration transition.


timetol is a positive real number specifying the tolerance that the delay, rise_time, and fall_time must meet.

The transition filter is subject to the restrictions listed in <u>"Restrictions on Using Analog Operators"</u> on page 120.

With the transition filter, you can control transitions between discrete signal levels by setting the rise time and fall time of signal transitions. The transition filter stretches

Simulator Functions

instantaneous changes in signals over a finite amount of time, as shown below, and can also delay the transitions.



Use short transitions with caution because they can cause the simulator to slow down to meet accuracy constraints.

The next code fragment demonstrates how the transition filter might be used.

```
// comparator model
analog begin
   if ( V(in) > 0 ) begin
        Vout = 5 ;
        end
   else begin
        Vout = 0 ;
   end
   V(out) <+ transition(Vout) ;
end</pre>
```



The transition filter is designed to smooth out piecewise constant waveforms. If you apply the transition filter to smoothly varying waveforms, the simulator might run slowly, and the results will probably be unsatisfactory. For smoothly varying waveforms, consider using the slew filter instead. For information, see "Slew Filter" on page 129.

Simulator Functions

If interrupted on a rising transition, the transition filter adjusts the slope so that at the revised end of the transition the value is that of the new destination.

If the new destination value is *below* the value at the point of interruption, the transition filter


value at the point of interruption, the transition filter

If the new destination value is above the

- Uses the value of the original destination as the value of the new origin.
- Adjusts the slope of the transition to the rate at which the value would decay from the value of the new origin to the value of the new destination in fall_time seconds.
- 3. Causes the value of the filter output to decay at the new slope, from the value at the point of interruption to the value at the new destination.

- 1. Retains the original origin.
- Adjusts the slope of the transition to the rate at which the value would increase from the value of the origin to the value of the new destination in rise_time seconds.
- Causes the value of the filter output to increase at the new slope, from the value at the point of interruption to the value at the new destination.

In the following example, a rising transition is interrupted when it is about three fourths complete, and the value of the new destination is below the value at the point of interruption. The transition filter computes the slope that would complete a transition from the new origin (not the value at the point of interruption) in the specified fall_time. The transition filter then uses the computed slope to transition from the current value to the new destination.



An interruption in a falling transition causes the transition filter to behave in an equivalent manner.

Simulator Functions

With larger delays, it is possible for a new transition to be specified before a previously specified transition starts. The transition filter handles this by deleting any transitions that would follow a newly scheduled transition. A transition filter can have an arbitrary number of transitions pending. You can use a transition filter in this way to implement the transport delay of discretely valued signals.

The following example implements a D-type flip flop. The transition filter smooths the output waveforms.

```
module d_ff(vin_d, vclk, vout_q, vout_qbar) ;
input vclk, vin_d ;
output vout_q, vout_qbar ;
electrical vout_q, vout_qbar, vclk, vin_d ;
parameter real vlogic_high = 5 ;
parameter real vlogic_low = 0 ;
parameter real vtrans_clk = 2.5 ;
parameter real vtrans = 2.5 ;
parameter real tdel = 3u from [0:inf) ;
parameter real trise = 1u from (0:inf);
parameter real tfall = 1u from (0:inf);
integer x ;
analog begin
    @ (cross(V(vclk) - vtrans clk, +1)) x = (V(vin d) > vtrans);
    V(vout_q) <+ transition( vlogic_high*x + vlogic_low*!x,tdel, trise, tfall );</pre>
    V(vout_qbar) <+ transition( vlogic_high*!x + vlogic_low*x, tdel,</pre>
                                                     trise, tfall );
    end
endmodule
```

The following example illustrates a use of the transition filter that should be avoided. The expression is dependent on a continuous signal and, as a consequence, the filter runs slowly.

```
I(p, n) \leftarrow transition(V(p, n)/out1, tdel, trise, tfall); // Do not do this.
```

However, you can use the following approach to implement the same behavior in a statement that runs much faster.

```
I(p, n) <+ V(p, n) * transition(1/out1, tdel, trise, tfall); // Do this instead.</pre>
```

Slew Filter

Use the slew filter to control the rate of change of a waveform. A typical use for slew is generating continuous signals from piecewise continuous signals. For discrete signals, consider using the transition filter instead. See <u>"Transition Filter"</u> on page 126 for more information.

```
slew(input [ , max_pos_rate [ , max_neg_rate ] ] )
```

input is a dynamic expression with a real value. In DC analysis, the slew filter simply returns the value of *input*.

Simulator Functions


max_pos_rate is a dynamic real number greater than zero, which is the maximum positive slew rate.

max_neg_rate is a dynamic real number less than zero, which is the maximum negative slew rate.

If you specify only one rate, its absolute value is used for both rates. If you give no rates, slew passes the signal through unchanged. If the rate of change of input is less than the specified maximum slew rates, slew returns the value of input.

The slew filter is subject to the restrictions listed in <u>"Restrictions on Using Analog Operators"</u> on page 120.

When applied, slew forces all transitions of expr faster than max_pos_rate to change at the max_pos_rate rate for positive transitions and limits negative transitions to the max_neg_rate rate.



The slew filter is particularly valuable for controlling the rate of change of sinusoidal waveforms. The transition function distorts such signals, whereas slew preserves the general shape of the waveform. The following 4-bit digital-to-analog converter uses the slew function to control the rate of change of the analog signal at its output.

```
module dac4(d, out) ;
input [0:3] d;
inout out ;
electrical [0:3] d;
electrical out ;
parameter real slewrate = 0.1e6 from (0:inf) ;
    real Ti;
    real Vref ;
    real scale_fact ;
    analog begin
        Vref = 1.0 ;
        scale_fact = 2 ;
        generate ii (3,0,-1) begin
            Ti = Ti + ((V(d[ii]) > 2.5) ? (1.0/scale_fact) : 0);
            scale_fact = scale_fact/2 ;
        end
        V(out) <+ slew( Ti*Vref, slewrate );</pre>
    end
endmodule
```

Simulator Functions

Implementing Laplace Transform S-Domain Filters

The Laplace transform filters implement lumped linear continuous-time filters. Each filter accepts an optional absolute tolerance parameter ϵ , which this release of Verilog-A ignores. The set of array values that are used to define the poles and zeros, or numerator and denominator, of a filter the first time it is used during an analysis are used at all subsequent time points of the analysis. As a result, changing array values during an analysis has no effect on the filter.

The Laplace transform filters are subject to the restrictions listed in <u>"Restrictions on Using Analog Operators"</u> on page 120. However, while most analog functions can be used, with certain restrictions, in if or case constructs, the Laplace transform filters cannot be used in if or case constructs in any circumstances.

Arguments Represented as Arrays and as Vectors Behave Differently

The highest order coefficient of the numerator or denominator in Laplace filters must not be zero. To help avoid this error, be aware that, in the Laplace filters, arguments represented as arrays behave differently than arguments represented as vectors. In the examples given in the following sections, note how the array representation produces a legal use of the Laplace filter while an otherwise identical vector representation produces an error. To generalize, unless the numerator or denominator consists only of zeros (which is an error in the Laplace filters), the highest order coefficient is always non-zero when you use the array representation. That generalization does not hold for vector representation.

Arguments Represented as Vectors

If you use an argument represented as a vector to define a numerator or denominator in a Laplace filter, the order of the numerator or denominator is determined by the size of the corresponding array. For example, in the following module, the order of the numerator, nn, is 3. The highest order coefficient in the numerator, which is the order-1 element (element nn[2]) of the numerator array, has the value 0. Because the highest order coefficient is not allowed to be 0, this representation produces an error.

```
module test(pin, nin, pout, nout);
electrical pin, nin, pout, nout;

real nn[0:2];
real dd[0:2];

analog begin
    @(initial_step) begin
    nn[0] = 1;
    nn[1] = 0;
    nn[2] = 0;// The highest order coefficient of the numerator.
    dd[0] = 1;
    dd[1] = 1;
```

Simulator Functions

```
dd[2] = 1;
  end
  V(pout, nout) <+ laplace_nd(V(pin,nin), nn, dd);
end
endmodule</pre>
```

Arguments Represented as Arrays

If you use an argument represented as an array constant to define a numerator or denominator in a Laplace filter, and if one or more of the elements in the array constant are 0, the order of the numerator or denominator is determined by the *position* of the rightmost non-zero array element. For example, if your numerator array constant is {1,0,0}, the order of the numerator is 1. If your array constant is {1,0,1}, the order of the numerator is 3.

Using array representation, the previous example can be rewritten as follows.

```
module test(pin, nin, pout, nout);
electrical pin, nin, pout, nout;
analog begin
    V(pout, nout) <+ laplace_nd(V(pin,nin), {1,0,0}, {1,1,1});
end
endmodule</pre>
```

In this representation, the order of the numerator, {1,0,0}, is 1. The highest order coefficient in the numerator, which is the order-1 element (element 0) of the numerator array, has the value 1, which is a value that can legally be used in the filter.

Zero-Pole Laplace Transforms

Use laplace_zp to implement the zero-pole form of the Laplace transform filter.

```
laplace_zp(expr, \zeta, \rho[, \varepsilon])
```

 ζ (zeta) is a fixed-sized vector of M pairs of real numbers. Each pair represents a zero. The first number in the pair is the real part of the zero, and the second is the imaginary part. ρ (rho) is a fixed-sized vector of N real pairs, one for each pole. Specify the poles in the same manner as the zeros. If you use array literals to define the ζ and ρ vectors, the values must be constant or dependent upon parameters only. You cannot use array literal values defined by variables.

The transfer function is

Simulator Functions

$$H(s) = \frac{\prod_{k=0}^{M-1} \left(1 - \frac{s}{\zeta_k^r + j\zeta_k^i}\right)}{\prod_{k=0}^{M-1} \left(1 - \frac{s}{\rho_k^r + j\rho_k^i}\right)}$$

where ζ_k^r and ζ_k^i are the real and imaginary parts of the k^{th} zero, and ρ_k^i and ρ_k^i are the real and imaginary parts of the k^{th} pole.

If a root (a pole or zero) is real, you must specify the imaginary part as 0. If a root is complex, its conjugate must be present. If a root is zero, the term associated with it is implemented as s rather than (1-s/r), where r is the root. If the list of roots is empty, unity is used for the corresponding denominator or numerator.

Zero-Denominator Laplace Transforms

Use laplace_zd to implement the zero-denominator form of the Laplace transform filter. laplace_zd(expr, ζ , d[, ϵ])

 ζ (zeta) is a fixed-sized vector of M pairs of real numbers. Each pair represents a zero. The first number in the pair is the real part of the zero, and the second is the imaginary part. d is a fixed-sized vector of N real numbers that contains the coefficients of the denominator. If you use array literals to define the ζ and d vectors, the values must be constant or dependent upon parameters only. You cannot use array literal values defined by variables.

The transfer function is

$$H(s) = \frac{\prod_{k=0}^{M-1} \left(1 - \frac{s}{\zeta_k^r + j\zeta_k^i}\right)}{\sum_{k=0}^{N-1} d_k s^k}$$

where ζ_k^r and ζ_k^i are the real and imaginary parts of the k^{th} zero, and d_k is the coefficient of the k^{th} power of s in the denominator. If a zero is real, you must specify the imaginary part as 0. If a zero is complex, its conjugate must be present. If a zero is zero, the term associated with it is implemented as s rather than $(1-s/\zeta)$.

Simulator Functions

Numerator-Pole Laplace Transforms

Use laplace_np to implement the numerator-pole form of the Laplace transform filter.

laplace_np(expr,
$$n, \rho[, \epsilon]$$
)

n is a fixed-sized vector of M real numbers that contains the coefficients of the numerator. ρ (rho) is a fixed-sized vector of N pairs of real numbers. Each pair represents a pole. The first number in the pair is the real part of the pole, and the second is the imaginary part. If you use array literals to define the n and ρ vectors, the array values must be constant or dependent upon parameters only. You cannot use array values defined by variables.

The transfer function is

$$H(s) = \frac{\sum_{k=0}^{M-1} n_k s^k}{\prod_{k=0}^{N-1} \left(1 - \frac{s}{\rho_k^r + j\rho_k^i}\right)}$$

where n_k is the coefficient of the k^{th} power of s in the numerator, and ρ_k^r and ρ_k^i are the real and imaginary parts of the k^{th} pole. If a pole is real, you must specify the imaginary part as 0. If a pole is complex, its conjugate must be present. If a pole is zero, the term associated with it is implemented as s rather than $(1-s/\rho)$.

Numerator-Denominator Laplace Transforms

Use laplace_nd to implement the numerator-denominator form of the Laplace transform filter.

```
laplace_nd(expr, n, d[,\epsilon])
```

n is a fixed-sized vector of M real numbers that contains the coefficients of the numerator, and d is a fixed-sized vector of N real numbers that contains the coefficients of the denominator. If you use array literals to define the n and d vectors, the values must be constant or dependent upon parameters only. You cannot use array values defined by variables.

The transfer function is

Simulator Functions

$$H(s) = \frac{\sum_{k=0}^{M} n_k s^k}{\sum_{k=0}^{N} d_k s^k}$$

where n_k is the coefficient of the k^{th} power of s in the numerator, and d_k is the coefficient of the k^{th} power of s in the denominator.

Examples

The following code fragments illustrate how to use the Laplace transform filters.

$$V(out) <+ laplace_zp(V(in), {0,0}, {1,2,1,-2});$$

implements

$$H(s) = \frac{s}{\left(1 - \frac{s}{1+2j}\right)\left(1 - \frac{s}{1-2j}\right)} = \frac{s}{1 - 0.4s + 0.2s^2}$$

The code fragment

```
V(out) <+ laplace nd(V(in), {0,1}, {1,-0.4,0.2});
```

is equivalent.

The following statement contains an empty vector:

```
V(out) <+ laplace_zp(V(in), {}, {-1,0});
```

The absence of zeros, indicated by the empty brackets, means that the transfer function reduces to the following equation.

$$H(s) = \frac{1}{1+s}$$

The next module illustrates the use of array literals that depend on parameters. In this code, the array literal $\{dx, 6*dx, 5*dx\}$ depends on the value of the parameter dx.

```
module svcvs_zd(pin, nin, pout, nout);
electrical pin, nin, pout, nout;
parameter real nx = 0.5;
parameter integer dx = 1;
analog begin
    V(pout,nout) <+ laplace_zd(V(pin,nin), {0-nx,0}, {dx,6*dx,5*dx});</pre>
```

Simulator Functions

```
end
endmodule
```

The next fragment illustrates an efficient way to initialize array values. Because only the initial set of array values used by a filter has any effect, this example shows how you can use the initial_step event to set values at the beginning of the specified analyses.

When you use this technique, be sure to initialize the arrays at the beginning of each analysis that uses the filter. The static analysis is the dc operating point calculation required by most analyses, including tran, ac, and noise. Initializing the array during the static phase ensures that the array is non-zero as these analyses proceed.

The next modules illustrate how you can use an array variable to avoid error messages about using array literals with variable dependencies in the Laplace filters. The first version causes an error message.

```
// This version does not work.
'include "constants.vams"
'include "disciplines.vams"

module laplace(out, in);
inout in, out;
electrical in, out;
real dummy;

   analog begin
        dummy = -0.5;
        V(out) <+ laplace_zd(V(in), [dummy,0], [1,6,5]); //Illegal!
   end
endmodule</pre>
```

The next version works as expected.

```
// This version works correctly.
'include "constants.vams"
'include "disciplines.vams"

module laplace(out, in);
inout in, out;
electrical in, out;
real dummy;
real nn[0:1];
analog begin
    dummy = -0.5;
    @(initial_step) begin    // Defines the array variable.
```

Simulator Functions

Implementing Z-Transform Filters

The Z-transform filters implement linear discrete-time filters. Each filter requires you to specify a parameter T, the sampling period of the filter. A filter with unity transfer function acts like a simple sample-and-hold that samples every T seconds.

All Z-transform filters share three common arguments, τ , τ , and t_0 . The τ argument specifies the period of the filter and must be positive. τ specifies the transition time and must be nonnegative. If you specify a nonzero transition time, the simulator controls the time step to accurately resolve both the leading and trailing corner of the transition. If you do not specify a transition time, τ defaults to one unit of time as defined by the 'default_transition compiler directive. If you specify a transition time of 0, the output is abruptly discontinuous. Avoid assigning a Z-filter with 0 transition time directly to a branch because doing so greatly slows the simulation. Finally, t_0 specifies the time of the first sample/transition and is also optional. If not given, the first transition occurs at t=0.

The values of T and t_0 at the first time point in the analysis are stored, and those stored values are used at all subsequent time points. The array values used to define a filter are used at all subsequent time points, so changing array values during an analysis has no effect on the filter.

The Z-transform filters are subject to the restrictions listed in <u>"Restrictions on Using Analog Operators"</u> on page 120.

In small-signal analyses, the Z-transform filters phase-shift *input* according to the following formula.

$$output(\omega) = H(e^{j\omega T}) \cdot input(\omega)$$

Zero-Pole Z-Transforms

Use zi_zp to implement the zero-pole form of the Z-transform filter.

$$zi_zp(expr, \zeta, \rho, T [, \tau [, t_0]])$$

 ζ (zeta) is a fixed or parameter-sized vector of M pairs of real numbers. Each pair represents a zero. The first number in the pair is the real part of the zero, and the second is the imaginary

Simulator Functions

part. ρ (rho) is a fixed or parameter-sized vector of N real pairs, one for each pole. The poles are given in the same manner as the zeros. If you use array literals to define the ζ and ρ vectors, the values must be constant or dependent upon parameters only. You cannot use array values defined by variables.

The transfer function is

$$H(z) = \frac{\prod_{k=0}^{M-1} \left(1 - z^{-1} (\zeta_k^r + j \zeta_k^i)\right)}{\prod_{k=0}^{M-1} \left(1 - z^{-1} (\rho_k^r + j \rho_k^i)\right)}$$

where ζ_k^r and ζ_k^i are the real and imaginary parts of the k^{th} zero, and ρ_k^r and ρ_k^i are the real and imaginary parts of the k^{th} pole. If a root (a pole or zero) is real, you must specify the imaginary part as 0. If a root is complex, its conjugate must also be present. If a root is the origin, the term associated with it is implemented as z rather than $(1-(z^{-1}+r))$, where r is the root. If a list of poles or zeros is empty, unity is used for the corresponding denominator or numerator.

Zero-Denominator Z-Transforms

Use zi_zd to implement the zero-denominator form of the Z-transform filter.

$$zi_zd(expr, \zeta, d, T[, t[, t_0]])$$

 ζ (zeta) is a fixed or parameter-sized vector of M pairs of real numbers. Each pair represents a zero. The first number in the pair is the real part of the zero, and the second is the imaginary part. d is a fixed or parameter-sized vector of N real numbers that contains the coefficients of the denominator. If you use array literals to define the ζ and d vectors, the values must be constant or dependent upon parameters only. You cannot use array values defined by variables.

The transfer function is

$$H(z) = \frac{\prod_{k=0}^{M-1} \left(1 - z^{-1} (\zeta_k^r + j \zeta_k^i)\right)}{\sum_{k=0}^{N-1} d_k z^{-k}}$$

Simulator Functions

where ζ_k^r and ζ_k^i are the real and imaginary parts of the k^{th} zero, and d_k is the coefficient of the k^{th} power of z in the denominator. If a zero is real, you must specify the imaginary part as 0. If a zero is complex, its conjugate must also be present. If a zero is the origin, the term associated with it is implemented as z rather than $(1-(z^{-1}+\zeta))$.

Numerator-Pole Z-Transforms

Use zi_np to implement the numerator-pole form of the Z-transform filter.

$$zi_np(expr, n, \rho, T[, \tau[, t_0]])$$

n is a fixed or parameter-sized vector of M real numbers that contains the coefficients of the numerator. ρ (rho) is a fixed or parameter-sized vector of N pairs of real numbers. Each pair represents a pole. The first number in the pair is the real part of the pole, and the second is the imaginary part. If you use array literals to define the n and ρ vectors, the values must be constant or dependent upon parameters only. You cannot use array values defined by variables.

The transfer function is

$$H(z) = \frac{\sum_{k=0}^{M-1} n_k z^{-k}}{\prod_{k=0}^{N-1} \left(1 - z^{-1} (\rho_k^r + j \rho_k^i)\right)}$$

where n_k is the coefficient of the k^{th} power of z in the numerator, and ρ_k^r and ρ_k^i are the real and imaginary parts of the k^{th} pole. If a pole is real, the imaginary part must be specified as 0. If a pole is complex, its conjugate must also be present. If a pole is the origin, the term associated with it is implemented as z rather than $(1-z^{-1}\rho)$.

Numerator-Denominator Z-Transforms

Use zi_nd to implement the numerator-denominator form of the Z-transform filter.

$$zi_nd(expr, n, d, T [, t_0]])$$

n is a fixed or parameter-sized vector of M real numbers that contains the coefficients of the numerator, and d is a fixed or parameter-sized vector of N real numbers that contains the coefficients of the denominator. If you use array literals to define the n and d vectors, the values must be constant or dependent upon parameters only. You cannot use array values defined by variables.

Simulator Functions

The transfer function is

$$H(z) = \frac{\sum_{k=0}^{M-1} n_k z^{-k}}{\sum_{k=0}^{N-1} d_k z^{-k}}$$

where n_k is the coefficient of the k^{th} power of z in the numerator, and d_k is the coefficient of the k^{th} power of s in the denominator.

Examples

The following example illustrates an ideal sampled data integrator with the transfer function

$$H(z) = \frac{z^{-1}}{1 - z^{-1}}$$

This transfer function can be implemented as

```
module ideal_int (in, out) ;
electrical in, out ;
parameter real T = 0.1m ;
parameter real tt = 0.02n ;
parameter real td = 0.04m ;
analog begin
    // The filter is defined with constant array literals.
    V(out) <+ zi_nd(V(in), {0,1}, {1,-1}, T, tt, td) ;
end
endmodule</pre>
```

The next example illustrates additional ways to use parameters and arrays to define filters.

Simulator Functions

```
@(initial_step("ac","dc","tran")) begin
    d = 1*n0;
    nn[start_num] = n0;
    dd[start_num] = d; dd[1] = -d;
end

V(out) <+ zi_nd( V(in), nn, dd, T, tt, td);
end
endmodule</pre>
```

Displaying Results

Verilog-A provides four tasks for displaying information: \$strobe, \$display, and \$write.

\$strobe

Use the \$strobe task to display information on the screen. \$strobe and \$display use the same arguments and are completely interchangeable. \$strobe is supported in both analog and digital contexts.

The \$strobe task prints a new-line character after the final argument. A \$strobe task without any arguments prints only a new-line character.

Each argument is a quoted string or an expression that returns a value.

Each quoted string is a set of ordinary characters, special characters, or conversion specifications, all enclosed in one set of quotation marks. Each conversion specification in the string must have a corresponding argument following the string. You must ensure that the type of each argument is appropriate for the corresponding conversion specification.

You can specify an argument without a corresponding conversion specification. If you do, an integer argument is displayed using the %d format, and a real argument is displayed using the %d format.

Simulator Functions

Special Characters

Use the following sequences to include the specified characters and information in a quoted string.

Use this sequence	To include		
\n	The new-line character		
\t	The tab character		
\\	The backslash character, \		
\ п	The quotation mark character, "		
% o o	The percent character, %		
%m Or %M	The hierarchical name of the current module, function, or named block		

Conversion Specifications

Conversion specifications have the form

```
% [ flag ] [ field_width ] [ . precision ] format_character
```

where flag, field_width, and precision can be used only with a real argument.

flag is one of the three choices shown in the table:

flag	Meaning
-	Left justify the output
+	Always print a sign
Blank space, or any character other than a sign	Print a space

field_width is an integer specifying the minimum width for the field.

precision is an integer specifying the number of digits to the right of the decimal point.

Simulator Functions

format_character is one of the following characters.

format_ character	Type of Argument	Output	Example Output
c or C	Integer	ASCII character format	
d or D	Integer	Decimal format	191, 48, -567
e or E	Real	Real, exponential format	-1.0, 4e8, 34.349e-12
f or F	Real	Real, fixed-point format	191.04, -4.789
g or G	Real	Real, exponential, or decimal format, whichever format results in the shortest printed output	9.6001, 7.34E-8, -23.1E6
h or H	Integer	Hexadecimal format	3e, 262, a38, fff, 3E, A38
o or 0	Integer	Octal format	127, 777
s or S	String constant	String format	

Examples of \$strobe Formatting

Assume that module format_module is instantiated in a netlist file with the instantiation formatTest format module

The module is defined as

```
module format_module ;
integer ival ;
real rval;
analog begin
   ival = 98 ;
   rval = 123.456789 ;
   $strobe("Format c gives %c" , ival);
   $strobe("Format C gives %C" , ival);
   $strobe("Format d gives %d" , ival);
   $strobe("Format D gives %D" , ival);
   $strobe("Format E (real) gives %e" , rval);
   $strobe("Format E (real) gives %E" , rval);
   $strobe("Format F (real) gives %f" , rval);
   $strobe("Format F (real) gives %F" , rval);
   $strobe("Format G (real)gives %g" , rval);
   $strobe("Format H gives %h" , ival);
   $strobe("Format H gives %h" , ival);
}
```

Simulator Functions

```
$strobe("Format M gives %M");
$strobe("Format o gives %o" , ival);
$strobe("Format O gives %O" , ival);
$strobe("Format s gives %s" , "s string");
$strobe("Format S gives %S" , "S string");
$strobe("newline,\ntab,\tback-slash, \\");
$strobe("doublequote,\"");
end
endmodule
```

When you run format_module, it displays

```
Format c gives b
Format C gives b
Format d gives 98
Format D gives 98
Format e gives 1.234568e+02
Format E gives 1.234568e+02
Format f gives 123.456789
Format F gives 123.456789
Format g gives 123.457
Format G gives 123.457
Format h gives 62
Format H gives 62
Format m gives formatTest
Format M gives formatTest
Format o gives 142
Format O gives 142
Format s gives s string
Format S gives S string
newline,
        back-slash, \
tab,
doublequote, "
```

\$display

Use the \$display task to display information on the screen. \$display is supported in both analog and digital contexts.

\$display and \$strobe use the same arguments and are completely interchangeable. For guidance, see <u>"\$strobe"</u> on page 141.

\$write

Use the \$write task to display information on the screen. This task is identical to the \$strobe task, except that \$strobe automatically adds a newline character to the end of its output, whereas \$write does not. \$write is supported in both analog and digital contexts.

Simulator Functions

The arguments you can use in list_of_arguments are the same as those used for \$strobe. For guidance, see <u>"\$strobe"</u> on page 141.

Specifying Power Consumption

Use the \$pwr system task to specify the power consumption of a module. The \$pwr task is supported in only analog contexts.

Note: The \$pwr task is a nonstandard Cadence-specific language extension.

expression is an expression that specifies the power contribution. If you specify more than one \$pwr task in a behavioral description, the result of the \$pwr task is the sum of the individual contributions.

To ensure a useful result, your module must contain an assignment inside the behavior specification. Your module must also compute the value of \$pwr tasks at every iteration. If these conditions are not met, the result of the \$pwr task is zero.

The \$pwr task does not return a value and cannot be used inside other expressions. Instead, access the result by using the options and save statements in the netlist. For example, using the following statement in the netlist saves all the individual power contributions and the sum of the contributions in the module named name:

```
name options pwr=all
```

For save, use a statement like the following:

```
save name:pwr
```

In each format, name is the name of a module.

For more information about the options statement, see <u>Chapter 7</u> of the <u>Spectre Circuit</u> Simulator User Guide. For more about the save statement, see <u>Chapter 8</u> of the <u>Spectre Circuit Simulator User Guide</u>.

Example

```
// Resistor with power contribution
'include "disciplines.vams"
```

Simulator Functions

```
module Res(pos, neg);
inout pos, neg;
electrical pos, neg;
parameter real r=5;
    analog begin
        V(pos,neg) <+ r * I(pos,neg);
        $pwr(V(pos,neg)*I(pos,neg));
    end
endmodule</pre>
```

Working with Files

Verilog-A provides several functions for working with files. \$fopen prepares a file for writing. \$fstrobe and \$fdisplay write to a file. \$fclose closes an open file.

Opening a File

Use the \$fopen function to open a specified file.

 $multi_channel_descriptor$ is a 32-bit unsigned integer that is uniquely associated with $file_name$. The fopen function returns a $multi_channel_descriptor$ value of zero if the file cannot be opened.

Think of multi_channel_descriptor as a set of 32 flags, where each flag represents a single output channel. The least significant bit always refers to the standard output. The first time it is called, \$fopen opens channel 1 and returns a descriptor value of 2 (binary 10). The second time it is called, \$fopen opens channel 2 and returns a descriptor value of 4 (binary 100). Subsequent calls cause \$fopen to open channels 3, 4, 5, and so on, and to return values of 8, 16, 32, and so on, up to a maximum of 32 open channels.

The \$fopen function reuses channels associated with any files that are closed.

file_name is a string that can include the special commands described in <u>"Special \$fopen</u> Formatting Commands" on page 147. If file_name contains a path indicating that the file is to be opened in a different directory, the directory must already exist when the \$fopen function runs.

For example, to open a file named myfile, you can use the code

```
integer myChanDesc ;
myChanDesc = $fopen ( "myfile" ) ;
```

Simulator Functions

Special \$fopen Formatting Commands

The following special output formatting commands are available for use with the \$fopen function.

Command	Output	Example
%C	Design filename	input.scs
%D	Date (yy-mm-dd)	94-02-28
%H	Host name	hal
%S	Simulator type	spectre
%P	Unix process ID #	3641
%T	Time (24hh:mm:ss)	15:19:25
%I	Instance name	opamp3
%A	Analysis name	dc0p, timeDomain, acSup

The special output formatting commands can be followed by one or more modifiers, which extract information from UNIX filenames. (To avoid opening a file that is already open, the %C command must be followed by a modifier.) The modifiers are:

Modifier	Extracted information
:r	Root (base name) of the path for the file
: e	Extension of the path for the file
:h	Head of the path for any portion of the file before the last /
:t	Tail of the path for any portion of the file after the last /
::	The (:) character itself

Any other character after a colon (:) signals the end of modifications. That character is copied with the previous colon.

The modifiers are typically used with the C command although they can be used with any of the commands. However, when the output of a formatting command does not contain a / and ".", the modifiers C and C return the whole name and the C and C modifiers return ".". As a result, be aware that using modifiers with formatting commands other than C might not produce the results you expect. For example, using the command

```
$fopen("%I:h.freq_dat") ;
```

Simulator Functions

opens a file named ..freq_dat.

You can use a concatenated sequence of modifiers. For example, if your design file name is res.ckt, and you use the statement

```
$fopen("%C:r.freq_dat") ;
```

then

- %C is the design filename (res.ckt)
- .freq_dat is the new filename extension

As a result, the name of the opened file is res.freq_dat.

The following table shows the various filenames generated from a design filename (%C) of /users/maxwell/circuits/opamp.ckt

by using different formatting commands and modifiers.

Command and Modifiers	Resulting Opened File
\$fopen("%C");	None, because the design file cannot be overwritten.
\$fopen("%C:r");	/users/maxwell/circuits/opamp
\$fopen("%C:e");	ckt
\$fopen("%C:h");	/users/maxwell/circuits
\$fopen("%C:t");	opamp.ckt
\$fopen("%C::");	/users/maxwell/circuits/opamp.ckt:
\$fopen("%C:h:h");	/users/maxwell
\$fopen("%C:t:r");	opamp
\$fopen("%C:r:t");	opamp
<pre>\$fopen("/tmp/%C:t:r.raw");</pre>	/tmp/opamp.raw
\$fopen("%C:e%C:r:t");	ckt.opamp
<pre>\$fopen("%C:r.%I.dat");</pre>	<pre>/users/maxwell/circuits/ opamp.opamp3.dat</pre>

Simulator Functions

Writing to a File

Verilog-A provides three input/output functions for writing to a file: \$fstrobe, \$fdisplay, and \$fwrite. The \$fstrobe and \$fdisplay functions use the same arguments and are completely interchangeable. The \$fwrite function is similar but does not insert automatic carriage returns in the output.

\$fstrobe

Use the \$fstrobe function to write information to a file.

The multi_channel_descriptor that you specify must have a value that is associated with one or more currently open files. The arguments that you can use in list_of_arguments are the same as those used for \$strobe. See <u>"\$strobe"</u> on page 141 for guidance.

For example, the following code fragment illustrates how you might write simultaneously to two open files.

```
integer mcd1 ;
integer mcd2 ;
integer mcd ;
@(initial_step) begin
    mcd1 = $fopen("file1.dat") ;
    mcd2 = $fopen("file2.dat") ;
end
.
.
.
.
mcd = mcd1 | mcd2 ; // Bitwise OR combines two channels
$fstrobe(mcd, "This is written to both files") ;
```

\$fdisplay

Use the \$fdisplay function to write information to a file.

Simulator Functions

The multi_channel_descriptor that you specify must have a value that is associated with a currently open file. The arguments that you can use in list_of_arguments are the same as those used for \$strobe. See "\$strobe" on page 141 for guidance.

\$fwrite

Use the \$fwrite function to write information to a file.

The multi_channel_descriptor that you specify must have a value that is associated with a currently open file. The arguments that you can use in list_of_arguments are the same as those used for \$strobe. See "\$strobe" on page 141 for guidance.

The \$fwrite function does not insert automatic carriage returns in the output.

Closing a File

Use the \$fclose function to close a specified file.

```
file_close_function ::=
    $fclose ( multi_channel_descriptor );
```

The multi_channel_descriptor that you specify must have a value that is associated with the currently open file that you want to close.

Exiting to the Operating System

Use the \$finish function to make the simulator exit and return control to the operating system.

Simulator Functions

The msg_level value determines which diagnostic messages print before control returns to the operating system. The default msg_level value is 1.

msg_level	Messages printed	
0	None	
1	Simulation time and location	
2	Simulation time, location, and statistics about the memory and CPU time used in the simulation	

Note: In this release, the \$finish function always behaves as though the msg_level value is 0, regardless of the value you actually use.

For example, to make the simulator exit, you might code

\$finish ;

Entering Interactive Tcl Mode

Use the \$stop function to make the simulator enter interactive mode and display a Tcl prompt.

```
stop_function ::=
          $stop [( msg_level )];
msg_level ::=
          0 | 1 | 2
```

The msg_level value determines which diagnostic messages print before the simulator starts the interactive mode. The default msg_level value is 1.

msg_level	Messages printed
0	None
1	Simulation time and location
2	Simulation time, location, and statistics about the memory and CPU time used in the simulation

For example, to make the simulator go interactive, you might code

\$stop ;

Simulator Functions

User-Defined Functions

Verilog-A supports user-defined functions. By defining and using your own functions, you can simplify your code and enhance readability and reuse.

Declaring an Analog User-Defined Function

To define an analog function, use this syntax:

type is the type of the value returned by the function. The default value is real.

statement cannot include analog operators and cannot define module behavior. Specifically, statement cannot include

- ddt operator
- idt operator
- idtmod operator
- Access functions
- Contribution statements
- Event control statements
- Simulator library functions, except that you can include the functions in the next list

statement can include references to

- \$vt
- \$vt(temp)
- \$temperature

Simulator Functions

- \$realtime
- \$abstime
- analysis
- \$strobe
- \$display
- \$write
- \$fopen
- \$fstrobe
- \$fdisplay
- \$fwrite
- \$fclose
- All mathematical functions

You can declare local variables to be used in the function.

Each function you define must have at least one declared input. Each function must also assign a value to the implicitly defined internal variable with the same name as the function.

For example,

```
analog function real chopper ;
   input sw, in ; // The function has two declared inputs.
   real sw, in ;
//The next line assigns a value to the implicit variable, chopper.
   chopper = ((sw > 0) ? in : -in) ;
endfunction
```

The chopper function takes two variables, sw and in, and returns a real result. You can use the function in any subsequent function definition or in the module definition.

Calling a User-Defined Analog Function

To call a user-defined analog function, use the following syntax.

```
analog_function_call ::=
        function_identifier ( expression { , expression } )
```

function_identifier must be the name of a defined function. Each expression is evaluated by the simulator before the function runs. However, do not rely on having

Simulator Functions

expressions evaluated in a certain order because the simulator is allowed to evaluate them in any order.

An analog function must not call itself, either directly or indirectly, because recursive functions are illegal. Analog function calls are allowed only inside of analog blocks.

The module phase_detector illustrates how the chopper function can be called.

```
module phase_detector(lo, rf, if0) ;
inout lo, rf, if0 ;
electrical lo, rf, if0 ;
parameter real gain = 1 ;

  function real chopper;
    input sw, in;
    real sw, in;
    chopper = ((sw > 0) ? in : -in);
    endfunction

analog
    V(if0) <+ gain * chopper(V(lo),V(rf)); //Call from within the analog block.endmodule</pre>
```

10

Instantiating Modules and Primitives

<u>Chapter 2, "Creating Modules,"</u> discusses the basic structure of Cadence[®] Verilog[®]-A language modules. This chapter discusses how to instantiate Verilog-A modules within other modules. Module declarations cannot nest in one another; instead, you embed instances of modules in other modules. By embedding instances, you build a hierarchy extending from the instances of primitive modules up through the top-level modules.

For information about instantiating modules in Spectre[®] circuit simulator netlists, see <u>Appendix G, "Getting Ready to Simulate."</u> For information about instantiating a Verilog-A module in a schematic or a schematic in a Verilog-A module, see "<u>Multilevel Hierarchical Designs"</u> on page 211.

The following sections discuss

- Instantiating Verilog-A Modules on page 156
- Connecting the Ports of Module Instances on page 158
- Overriding Parameter Values in Instances on page 160
- Instantiating Analog Primitives on page 162
- <u>Using Inherited Ports</u> on page 163
- Using an m-factor (Multiplicity Factor) on page 164
- Including Verilog-A Modules in Spectre Subcircuits on page 167

Instantiating Modules and Primitives

Instantiating Verilog-A Modules

Use the following syntax to instantiate modules in other modules.

```
module_instantiation ::=
        module identifier [ parameter value assignment ] instance list
instance list ::=
        module_instance { , module_instance} ;
module_instance ::=
       name_of_instance ( [ list_of_module_connections ] )
name_of_instance ::=
       module instance identifier [ constant range ]
list_of_module_connections ::=
        ordered_port_connection { , ordered_port_connection }
ordered_port_connection ::=
        [ net_expression ]
net_expression ::=
       net_identifier
       net_identifier [ constant_expression ]
       net_identifier [ constant_range ]
constant_range ::=
        constant expression : constant expression
```


The instance_list expression is discussed in the following sections. The parameter_value_assignment expression is discussed in "Overriding Parameter Values in Instances" on page 160.

Creating and Naming Instances

This section illustrates how to instantiate modules. Consider the following module, which describes a gain block that doubles the input voltage.

```
module vdoubler (in, out) ;
input in ;
output out ;
electrical in, out ;
analog
     V(out) <+ 2.0 * V(in) ;
endmodule</pre>
```

Two of these gain blocks are connected, with the output of the first becoming the input of the second. The schematic looks like this.



Instantiating Modules and Primitives

This higher-level component is described by module vquad, which creates two instances, named vd1 and vd2, of module vdoubler. Module vquad also defines external ports corresponding to those shown in the schematic.

```
module vquad (qin, qout) ;
input qin ;
output qout ;
electrical qin, qout ;
wire aal ;
vdoubler vd1 (qin, aal) ;
vdoubler vd2 (aal, qout) ;
endmodule
```

Creating Arrays of Instances

The range specification on the $module_instance_identifier$ allows you to create arrays of instances.

However, a <code>module_instance_identifier</code> used to create an array of instances (an <code>AOI_identifier</code>) is restricted to being purely digital and cannot instantiate an analog object at any level. That means that you cannot use:

- An analog primitive or a connection module as the AOI_identifier.
- Inherited connection attributes, mfactor attributes, or dynamic parameters in the AOI_identifier.

In addition, you cannot use a VHDL design unit as the AOI_identifier.

You cannot connect to the AOI_identifier a net or bus that is declared to be analog. Nets or buses of undetermined discipline are forced to the default discipline when they connect to an AOI_identifier.

When you use both the ncelab -dresolution and -messages options, the elaborator notifies you when it encounters an array of instances. In this case, regardless of the number of arrays of instances in the design, the elaborator produces only a single message.

Mapping Instance Ports to Module Ports

When you instantiate a module, you must specify how the actual ports listed in the instance correspond to the formal ports listed in the defining module. Module vquad, in the previous example, demonstrates one of the two methods provided in Verilog-A. Module vquad uses an ordered list, where instance vd1's first actual port name qin maps to vdoubler's first

Instantiating Modules and Primitives

formal port name in. Instance vd1's second actual port name aa1 maps to vdoubler's second formal port name, and so on.

You can also map actual ports to the formal ports in the defining module explicitly, using name pairs. If you choose this approach, the order of the ports does not matter.

You cannot mix the two kinds of mapping within a single instance.

Mapping Ports with Ordered Lists

To use ordered lists to map actual ports listed in the instance to the formal ports listed in the defining module, ensure that the instance ports are in the same order as the defining module ports. For example, consider the following module child and the module instantiator that instantiates it.

```
module child (ina, inb, out);
input [0:3] ina;
input inb;
output out;
electrical [0:3] ina;
electrical inb;
electrical out;
endmodule

module instantiator (conin, conout);
input [0:6] conin;
output conout;
electrical [0:6] conin;
electrical conout;
child childl (conin [1:4], conin [6], conout);
end module
```


You can tell from the order of port names in these modules that port ina[0] in module child maps to port conin[1] in instance child1. Similarly, port inb in child maps to port conin[6] in instance child1. Port out in child maps to port conout in instance child1.

Connecting the Ports of Module Instances

Developing modules that describe components is an important step on the way to the overall goal of simulating a system. But an equally important step is combining those components together so that they represent the system as a whole. This section discusses how to connect module instances, using their ports, to describe the structure and behavior of the system you are modeling.

Instantiating Modules and Primitives

Consider again the modules vdoubler and vquad, which describe this schematic.



This time, note how the module instantiation statements in vquad use port names to establish a connection between output port aa1 of instance vd1 and input port aa1 of instance vd2.


You can establish the same connections by using name pairs, as illustrated in the following two instantiation statements

```
vdoubler vd1 (.out (aal), .in (qin));
vdoubler vd2 (.in (aal), .out (qout));
```

Module instantiation statements like

```
vdoubler vd1 (qin, qout) ;
vdoubler vd2 (qin, qout) ;
```

establish different connections. These statements describe a system where the gain blocks are connected in parallel, with this schematic.



Instantiating Modules and Primitives

Port Connection Rules

You can connect the ports described in the vdoubler instances because the ports are defined with compatible disciplines and are the same size. To generalize,

You must ensure that all ports connected to a net are compatible with each other. Ports of any analog discipline are compatible with a reference node (ground). For a discussion of compatibility, see "Compatibility of Disciplines" on page 59.

You can connect the ports described in the vdoubler instances because the ports are defined with compatible disciplines and are the same size. To generalize,

You must ensure that the sizes of connected ports and nets match. In other words, you can connect a scalar port to a scalar net, and a vector port to a vector net or concatenated net expression of the same width.

Overriding Parameter Values in Instances

As noted earlier, the syntax for the module instantiation statement is

```
module_identifier [ parameter_value_assignment ] instance_list
```

The following sections discuss the parameter_value_assignment expression, which is further defined as

By default, instances of modules inherit any parameters specified in their defining module. If you want to change any of the default parameter values, you can do so on the module instantiation statement itself, or from other modules and instances by using the defparam statement. The defparam statement is particularly useful if you want to change parameters throughout your modules from a single location.

Overriding Parameter Values from the Instantiation Statement

Using the module instantiation statement, you can assign values to parameters in two ways. You can assign values in the order the parameters are declared, or you can assign values by explicitly referring to parameter names. The new values must be constant expressions.

Instantiating Modules and Primitives

Overriding Parameter Values with Ordered Lists

To override parameters using an ordered list of replacement values you must ensure that the list specifies replacement values in the same order that the parameters are defined in the defining module. You are not required to specify replacement values for every defined parameter, but if you omit any value you must omit every value from then on. In other words, you cannot skip over selected parameters. If a parameter does not need a new value, however, you can specify a replacement value equal to the default value.

Consider the two instances, weakp and plainp, instantiated within module m.

```
module m ;
voltage clk ;
electrical out_a, in_a ;
mosp # (2e-6, 1e-6) weakp (out_a, in_a, clk);
mosp plainp (out_b, in_b, clk) ;
endmodule ;
```

The weakp module instantiation statement overrides the first two parameters given in the defining module, mosp, giving the first parameter the new value 2e-6 and the second parameter the value 1e-6. The plainp module instantiation statement has no parameter override expression, so the parameters assume their default values.

Overriding Parameter Values By Name

You can also override parameter values in an instantiated module by pairing the parameter names to be changed with the values they are to receive. A period and the parameter name come first in each pair, followed by the new value in parentheses. The parameter name must be the name of a parameter in the defining module of the module being instantiated. When you override parameter values by name, you are not required to specify values for every parameter.

Consider this modified definition of module vdoubler. This version has three parameters, parm1, parm2, and parm3.

```
module vdoubler (in, out) ;
input in ;
output out ;
electrical in, out ;
parameter parm1 = 0.2,
          parm2 = 0.1,
          parm3 = 5.0;
analog
    V(out) \leftarrow (parm1 + parm2 + parm3) * V(in) ;
endmodule
module vquad (qin, qout) ;
input qin ;
output qout ;
vdoubler # (.parm3(4.0)) vd1 (qin, aa1) ;
                                                           // By name
vdoubler # (.parm1(0.3), .parm2(0.2)) vd2 (aa1, qout); // By name
```

Instantiating Modules and Primitives

The module instantiation statement for instance vd1 overrides parameter parm3 by name to specify that the value for parm3 should be changed to 4.0. The other two parameters retain the default values 0.2 and 0.1. The module instantiation statement for vd2 uses an ordered list to override the first two parameters, parm1, and parm2. Parameter parm3 retains the default value 5.0.

```
defparam param = constant_exp { , param = constant_exp } ;
```

Instantiating Analog Primitives

The remaining sections of the chapter describe how to instantiate some analog primitives in your code. For more information, see the <u>"Instantiating Analog Primitives and Subcircuits"</u> chapter of the *Cadence AMS Simulator User Guide*.

As you can instantiate Verilog-A modules in other Verilog-A modules, you can instantiate Spectre and SPICE masters in Verilog-A modules. You can also instantiate models and subcircuits in Verilog-A modules. For example, the following Verilog-A module instantiates two Spectre primitives: a resistor and an isource.

```
module ri_test (pwr, gnd);
electrical pwr, gnd;
parameter real ibias = 10u, ampl = 1.0;
electrical in, out;
  resistor #(.r(100K)) RL (out, pwr);  //Instantiate resistor isource #(.dc(ibias)) Iin (gnd, in);  //Instantiate isource
endmodule
```

When you connect a net of a discrete discipline to an analog primitive, the simulator automatically inserts a connect module between the two.

However, some instances require parameter values that are not directly supported by the Verilog-A language. The following sections illustrate how to set such values in the instantiation statement.

Instantiating Analog Primitives that Use Array Valued Parameters

Some analog primitives take array valued parameters. For example, you might instantiate the svcvs primitive like this:

```
module fm_demodulator(vin, vout, vgnd) ;
input vin, vgnd ;
output vout ;
electrical vin, vout, vgnd ;
parameter real gain = 1 ;
```

Instantiating Modules and Primitives

This fm_demodulator module sets the array parameter poles to a comma-separated list enclosed by a set of square brackets.

Instantiating Modules that Use Unsupported Parameter Types

Some non-Verilog-A modules also take parameter values that are not supported directly by the Verilog-A language. The following cases illustrate how to instantiate such modules.

To set a string parameter in a non-Verilog-A instance, set the parameter to a string constant. For example, the next fragment shows how you might set the noisefile parameter of the isource.

```
vsource #(.type("pwl"), file("mydata.dat") V1(src,gnd);
```

To set an enumerated parameter in a non-Verilog-A instance, enclose the enumerated value in quotation marks. For example, the next fragment sets the parameter type to the value pulse.

```
vsource #(.type("pulse"),.val1(5),.period(50u)) Vclk(clk,gnd);
```

Using Inherited Ports


The Cadence implementation of the Verilog-A language supports inherited terminals. Often, the inherited terminals arise from netlisting inherited ports in the Virtuoso Schematic Composer but you can also code inherited terminals by hand in a Verilog-A module.

The Cadence analog design environment translates the inherited terminals among the tools in the flow. For example, in the CIW, you select *File – New – Cellview* and create the following Verilog-A cellview.

Instantiating Modules and Primitives

electrical vdd;
input in;
endmodule

When you save the module, you request the automatically generated symbol, which looks like this. The inherited terminal properties are automatically associated with the terminals in the symbol.



The inverse is also true. If you create a Verilog-A module from a symbol that contains inherited terminal information, the template for the new module contains the inherited terminal information.

Be aware that if you use Verilog-A without the environment, inherited terminals are not supported. Inherited nets and the netSet properties are not supported.

For more information, see the *Inherited Connections Flow Guide*.

Using an m-factor (Multiplicity Factor)

An m-factor is a value that can be inherited down a hierarchy of instances. Circuit designers use m-factors to mimic parallel copies of identical devices without having to instantiate large sets of devices in parallel. The value of the inherited m-factor in a particular module instance is the product of the m-factor values in the ancestors of the instance and of the m-factor value in the instance itself. If there are no passed m-factors in the instance or in the ancestors of the instance, the value of the m-factor is one.

Instantiating Modules and Primitives

To enable m-factors in Verilog-AMS, the AMS simulator supports two Cadence attributes: passed_mfactor and inherited_mfactor. The former is used to pass the m-factor down the hierarchy and the latter is used to access the value of the m-factor. Typically, the AMS netlister inserts the passed_mfactor attribute so that you only need to insert the inherited_mfactor parameter.

Passing an m-factor Down the Hierarchy

To pass an m-factor down the hierarchy, you

- 1. Use the passed_mfactor attribute to specify which parameter is the m-factor.
- **2.** Pass the specified m-factor parameter, with the desired m-factor value, to the instance.

For example, the following statement illustrates how to pass an m-factor parameter called \mathfrak{m} down the hierarchy.

```
one #(.m(3)) (* integer passed_mfactor = "m"; *) One();
```

This example specifies an m-factor parameter called \mathfrak{m} , gives it the value 3, and passes that value down to instance \mathtt{One} of the module called \mathtt{one} . The module being instantiated does not have to have the \mathfrak{m} parameter declared in its interface.

Accessing an Inherited m-factor

To access the inherited m-factor, you use the inherited_mfactor attribute on a parameter declaration. Using this attribute on a parameter declaration sets the value of the parameter to the value of the m-factor inherited by the module.

For example, the following statement illustrates how to access an m-factor parameter called m.

```
parameter real (* integer inherited_mfactor; *) m=1;
```

Example: Using an m-factor

The following example illustrates how the m-factor value is passed down the hierarchy and how the effective value is the product of the m-factors in the current instance and in the ancestors of the current instance.

```
//Verilog-AMS HDL for "amslib", "top" "verilogams"
'include "constants.vams"
'include "disciplines.vams"
module top;
   resistor R1(a,b);
```

Instantiating Modules and Primitives

```
one #(.m(3)) (* integer passed_mfactor = "m"; *) One();
// The above sets the m-factor for instance One to 3.
endmodule
//Verilog-AMS HDL for "amslib", "one" "verilogams"
'include "constants.vams"
'include "disciplines.vams"
module one ( );
   parameter real (* integer inherited_mfactor; *) m=1;
    resistor R1(a,b);
    two Two();
   analog $strobe ("Inherited mfactor in module one is %f",m);
// Value of m-factor is 3, as set in module top.
endmodule
//Verilog-AMS HDL for "amslib", "two" "verilogams"
'include "constants.vams"
'include "disciplines.vams"
module two ( );
   three #(.m(2)) (* integer passed_mfactor="m";*) Three();
// m-factor is not accessed in this module, but a factor of 2
// is added.
endmodule
//Verilog-AMS HDL for "amslib", "three" "verilogams"
'include "constants.vams"
'include "disciplines.vams"
module three ( );
   parameter real (* integer inherited mfactor; *) m=1;
// The effective value of m-factor is now 3 * 2 = 6.
   resistor R1(a,b);
    four Four(); // No m-factor is specified.
   analog $strobe ("Inherited mfactor in module three is %f",m);
endmodule
//Verilog-AMS HDL for "amslib", "four" "verilogams"
'include "constants.vams"
'include "disciplines.vams"
module four ( );
   resistor R1(a,b);
endmodule
```


When you simulate, these modules produce output like the following.

```
ncsim> run
inherited mfactor in module one is 3.000000
inherited mfactor in module three is 6.000000
```

Instantiating Modules and Primitives

Including Verilog-A Modules in Spectre Subcircuits

Users of AMS Designer can instantiate Spectre cells in their Verilog-AMS code. By using the ahdl_include statement, those Spectre cells can, in turn, instantiate behavioral Verilog-A modules (but not SpectreHDL modules). This situation, which users of Spectre libraries often encounter, is summarized by the following diagram.



To set up a hierarchy like this one, you use an ahdl_include statement in the Spectre subcircuit to include the Verilog-A module. The included Verilog-A module must be a leaf-level cell. In other words, the Verilog-A module can contain only behavioral code; structural code is not allowed.

The ahdl_include statement used in the Spectre subcircuit has the following format. ahdl_include "filename"

For filename, use either a full or a relative path that resolves across your network. For a Verilog-A file, filename must have a .va file extension.

For example, to include in your Spectre subcircuit a Verilog-A npn instance with the name ahdlNpn, you use a statement like the following,

```
ahdl_include "/usr/ahdlNpn.va"
```

Be sure that you make the Spectre subcircuit available by running the <code>genalgprim</code> command on the file, and by defining the MODELPATH variable. For more information about this procedure, see the "<u>Using Subcircuits and Models Written in SPICE or Spectre"</u> section, in Chapter 4, of the *Cadence AMS Simulator User Guide*.

Cadence Verilog-A Language Reference Instantiating Modules and Primitives

11

Controlling the Compiler

This chapter describes how to use the Cadence[®] Verilog[®]-A compiler directives for a range of tasks, including

- Implementing Text Macros on page 170
- Compiling Code Conditionally on page 172
- Including Files at Compilation Time on page 172
- Setting Default Rise and Fall Times on page 173
- <u>Setting Default Rise and Fall Times</u> on page 173
- Resetting Directives to Default Values on page 173

Controlling the Compiler

Using Compiler Directives

The following compiler directives are available in Verilog-A. You can identify them by the initial accent grave (`) character, which is different from the single quote character (').

- `define
- `undef
- `ifdef
- `include
- `resetall
- `default_transition

Implementing Text Macros

By using the text macro substitution capability provided by the `define and `undef compiler directives, you can simplify your code and facilitate necessary changes. For example, you can use a text macro to represent a constant you use throughout your code. If you need to change the value of the constant, you can then change it in a single location.

'define Compiler Directive

Use the `define compiler directive to create a macro for text substitution.


macro_text is any text specified on the same line as text_macro_name. If
macro_text is more than a single line in length, precede each new-line character with a
backslash (\\). The first new-line character not preceded by a backslash ends
macro_text. You can include arguments from the list_of_formal_arguments in
macro_text.

Subject to the restrictions in the next paragraph, you can include one-line comments in $macro_text$. If you do, the comments do not become part of the text that is substituted. $macro_text$ can also be blank, in which case using the macro has no effect.

Controlling the Compiler

You must not split macro_text across comments, numbers, strings, identifiers, keywords, or operators.


text_macro_identifier is the name you want to assign to the macro. You refer to this name later when you refer to the macro. text_macro_identifier must not be the same as any of the compiler directive keywords but can be the same as an ordinary identifier. For example, signal_name and `signal_name are different.



If your macro includes arguments, there must be no space between $text_macro_identifier$ and the left parenthesis.

To use a macro you have created with the `define compiler directive, use this syntax:

text_macro_identifier is a name assigned to a macro by using the `define compiler directive. To refer to the name, precede it with the accent grave (`) character.



If your macro includes arguments, there must be no space between $text_macro_identifier$ and the left parenthesis.

list_of_actual_arguments corresponds with the list of formal arguments defined with the `define compiler directive. When you use the macro, each actual argument substitutes for the corresponding formal argument.

For example, the following code fragment defines a macro named sum:

```
`define sum(a,b) ((a)+(b)) // Defines the macro
```

To use sum, you might code something like this.

```
if (`sum(p,q) > 5) begin
    c = 0;
end
```

The next example defines an adc with a variable delay.

```
`define var_adc(dly) adc #(dly)
`var_adc(2) g121 (q21, n10, n11);
`var_adc(5) g122 (q22, n10, n11);
```

Controlling the Compiler

`undef Compiler Directive

Use the `undef compiler directive to undefine a macro previously defined with the `define compiler directive.

If you attempt to undefine a compiler directive that was not previously defined, the compiler issues a warning.

Compiling Code Conditionally

Use the `ifdef compiler directive to control the inclusion or exclusion of code at compilation time.

```
conditional_compilation_directive ::=
   `ifdef text_macro_identifier
        first_group_of_lines
   [`else
        second_group_of_lines
   `endif ]
```

text_macro_identifier is a Verilog-A identifier. first_group_of_lines and second_group_of_lines are parts of your Verilog-A source description.

If you defined text_macro_identifier by using the `define directive, the compiler compiles first_group_of_lines and ignores second_group_of_lines. If you did not define text_macro_identifier but you include an `else, the compiler ignores first_group_of_lines and compiles second_group_of_lines.

You can use an `ifdef compiler directive anywhere in your source description. You can, in fact, nest an `ifdef directive inside another `ifdef directive.

You must ensure that all your code, including code ignored by the compiler, follows the Verilog-A lexical conventions for white space, comments, numbers, strings, identifiers, keywords, and operators.

Including Files at Compilation Time

Use the `include compiler directive to insert the entire contents of a file into a source file during compilation.

```
include_compiler_directive ::=
   `include "file"
```

Controlling the Compiler

file is the full or relative path of the file you want to include in the source file. file can contain additional `include directives. You can add a comment after the filename.

When you use the `include compiler directive, the result is as though the contents of the included source file appear in place of the directive. For example,

```
`include "parts/resistors/standard/count.va" // Include the counter.
```

would place the entire contents of file count.va in the source file at the place where the `include directive is coded.

Where the compiler looks for file depends on whether you specify an absolute path, a relative path, or a simple filename. If the compiler does not find the file, the compiler generates an error message.

Setting Default Rise and Fall Times

Use the `default_transition compiler directive to specify default rise and fall times for the transition filter.

```
default_transition_compiler_directive ::=
   `default transition transition time
```

transition_time is an integer value that specifies the default rise and fall times for transition filters that do not have specified rise and fall times.

If your description includes more than one `default_transition directive, the effective rise and fall times are derived from the immediately preceding directive. If you do not include a `default_transition directive in your description, the default rise and fall times for transition filters is 1 s.

Resetting Directives to Default Values

Use the `resetall compiler directive to set all compiler directives, except the `timescale directive, to their default values.

```
resetall_compiler_directive ::=
    resetall
```

Placing the `resetall compiler directive at the beginning of each of your source text files, followed immediately by the directives you want to use in that file, ensures that only desired directives are active.

Note: Use the `resetall directive with care because it resets the

```
`define DISCIPLINES VAMS
```

Controlling the Compiler

directive in the discipline.vams file, which is included by most Verilog-A files.

12

Using an Analog HDL in Cadence Analog Design Environment

This chapter describes how to use Cadence[®] Verilog[®]-A and SpectreHDL, jointly referred to as the *analog HDL* languages, in the Cadence analog design environment.

You must use the Spectre[®] circuit simulator or the SpectreVerilog circuit simulator—with the spectre, spectreVerilog, spectreS (the Spectre simulator running in the Cadence[®] SPICE socket), or spectreSVerilog interface—to simulate designs that include analog HDL components.

This chapter discusses

- Creating Cellviews Using the Cadence Analog Design Environment on page 176
- Using Escaped Names in the Cadence Analog Design Environment on page 189
- <u>Defining Quantities</u> on page 189
- <u>Using Multiple Cellviews for Instances</u> on page 192
- Multilevel Hierarchical Designs on page 211
- Using Models with an Analog HDL on page 218
- Saving AHDL Variables on page 218
- <u>Displaying the Waveforms of Variables</u> on page 219
- <u>Displaying the Waveforms of Variables for spectreS</u> on page 221

Note: When you run analog HDL languages in the analog design environment, there a few differences from running analog HDL languages standalone:

■ Always use a full path when opening files inside a module using \$fopen. Reading and writing files can be a problem if you do not use a full path. The analog design environment might use a run directory that is in a different location than what you expect.

Using an Analog HDL in Cadence Analog Design Environment

- Code in the analog HDL languages that relies on command line arguments or environment variables might cause a problem because the analog design environment controls or limits certain command line options.
- When you are using the analog design environment, editing the analog HDL source (.def or .va) files might cause a problem. For more information, see <u>"Editing Analog HDL Cellviews Outside of the Analog Design Environment"</u> on page 183.

Creating Cellviews Using the Cadence Analog Design Environment

This section describes how to create symbol, block, and analog HDL cellviews in the analog design environment.

Preparing a Library


Before you create a cell, you must have a library in which to place it. You can create and store analog HDL components in any Cadence component library. You can create a new library or use one that already exists.

To create a new library, follow these steps:

1. In the Command Interpreter Window (CIW), choose *File – New – Library*.

Using an Analog HDL in Cadence Analog Design Environment

The New Library form opens.



2. In the New Library form, type the new library name and directory and click on the radio button for no techfile. Click *OK*.

A message appears in the CIW:

```
Created library "library_name" as "dir_path/library_name"
```

The library_name and dir_path are the values that you specified.

You can also use the Cadence library manager to create a new library.


1. In the CIW, choose *Tools – Library Manager*.

The library manager opens.

2. Choose File – New – Library.


Using an Analog HDL in Cadence Analog Design Environment

The New Library form opens. This form is different from the New Library form that you can open from the CIW.



- **3.** In the *Name* field, type the new library name.
- **4.** In the *Directory* list box, choose the directory where you want to place the library.
- 5. Click OK.

A second form opens, asking if you need a technology file for this library.



Using an Analog HDL in Cadence Analog Design Environment

6. Set Don't need a techfile on and click OK.

The analog design environment creates a new library with the name you specify in the directory you specify. The following appears in the CIW display area:

Library Manager created library "library_name".

Creating the Symbol View

To include an analog HDL module in a schematic, you must create a symbol to represent the function described by the module. There are four ways to create this symbol:

- Choose File New Cellview from the CIW and specify the target tool as Composer-Symbol.
- Copy an existing symbol using the *Copy* command in the library manager. Look in analogLib for good examples to copy.
- Create a new symbol from another view using Design Create Cellview From Pin List or Design Create Cellview From Cellview in the Schematic Design Editor. To create a new symbol this way, you must first have an existing view with defined input and output pins.
- Use a block to represent an analog HDL function, as described in <u>"Using Blocks"</u> on page 180.

However you create the symbol, it must reside in an existing library as described in <u>"Preparing a Library"</u> on page 176.

Pin Direction

The direction you assign to a symbol pin (Verilog-A defines pin direction) does not affect that terminal in the analog HDL module. However, if you have multiple cellviews for a component, make sure that the name (which can be mapped), type, and location of pins you assign in a symbol cellview match what is specified in the other cellviews.

Buses

Analog HDL modules support vector nodes and branches, also known as buses or arrays. For more information about declaring buses in Verilog-A modules, see <u>"Net Disciplines"</u> on page 62. For similar information about SpectreHDL, see <u>"Arrays of Nodes"</u> in chapter 6 of the *SpectreHDL Reference*.

Using an Analog HDL in Cadence Analog Design Environment


Using Blocks

In top-down design practice, you can use blocks to represent analog HDL functions. You can create blocks at any level in your design, even before you know how the individual component symbols should look.

In a schematic, to create a block and wire it, follow these steps:

1. Choose *Add – Block* in the Virtuoso Schematic Editing window.

The Add Block form opens.



2. Type a library name, cell name, and view name.

Specify a cell and view combination that does not exist in that library. You can have schematic or analog HDL views for that cell, but you cannot already have a symbol view. The default library name is the current library, and the default view name is symbol.

3. (Optional) Specify the pin name seed to use when you connect a wire to the block.

If you specify a seed of pin, the schematic editor names the first pin that you add pin1, names the second pin pin2, and so on.

4. Set the Block Shape cyclic field.

Using an Analog HDL in Cadence Analog Design Environment

5. Place the block as described in the following table.

If Block Shape is set to freeform	If Block Shape is set to anything else
Press the left mouse button where you want to place the first corner of the rectangle and drag to the opposite corner. Release the mouse button to complete the block.	Drag the predefined block to the location where you want to place it and click. Refer to the <u>Virtuoso Schematic</u> <u>Composer User Guide</u> for details about
	modifying the block samples using the schBlockTemplate variable in the schConfig.il file.

As you place each block, the schematic editor labels it with an instance name. If you leave the *Names* field of the Add Block form empty, the editor generates unique new names for the blocks.

The editor automatically creates a symbol view for the block.

6. Choose Add - Wire (narrow) or Add - Wire (wide) from the Virtuoso[®] schematic composer window menu. When you connect the wire, the pin is created automatically. (To delete such a pin, you must use Design - Hierarchy - Descend Edit to descend into the block symbol.)

The *Pin Name Prefix* field on the Add Block form specifies the name for the automatically created pin.

SKILL Function

Use this Cadence SKILL language function to create a block instance:

schHiCreateBlockInst

Creating an Analog HDL Cellview from a Symbol or Block

Once you have an existing symbol or block, you can create an analog HDL cellview for the function identified by that symbol or block. To create the cellview, follow these steps:

- 1. Open the Symbol Editor in one of two ways:
 - ☐ In the CIW, choose *File Open* and specify the component or block symbol.
 - ☐ In the library manager, choose *File Open* or double-click on the symbol view.
- 2. In the Symbol Editor window, choose Design Create Cellview From Cellview.

Using an Analog HDL in Cadence Analog Design Environment

The Cellview From Cellview form opens.

			Celly	iew From Cellvie	W	_
ОК	Cancel	Defaults	Apply			Help
Library N		interface				Browse
From Viev		symbol 🗆]	To View Name	veriloga	
				Tool / Data Type	VerilogA	-Editor 🗖
Display C	ellview					
Edit Optio	ons					

3. In the From View Name cyclic field, choose symbol; in the Tool / Data Type cyclic list, choose VerilogA-Editor or SpectreHDL-Editor; and, in the To View Name field, type veriloga or ahdl. The view name veriloga is the default view name for Verilog-A views. The default view name for SpectreHDL views is ahdl.

When you click *OK*, an active text editor window opens, showing the template for a Verilog-A or SpectreHDL module.

```
//VerilogA for demo, vdba, veriloga

'include "constants.vams"

'include "disciplines.vams"

module vdba(out, in);
output out;
electrical out;
input in;
electrical in;
parameter real gain = 0.0;
parameter real vin_high = 0.0;
endmodule
```

The analog design environment creates the first few lines of the module based on the symbol information. Pin and parameter information are included automatically, but you

Using an Analog HDL in Cadence Analog Design Environment

might need to edit this information so that it complies with the rules of the analog HDL language that you are using.

4. Finish coding the module, then save the file and quit the text editor window. The analog design environment does not create the cellview until you exit from the editor.

Here is an example of a completed module:

```
//VerilogA for demo, vdba, veriloga
'include "constants.vams"
'include "disciplines.vams"
module vdba(out, in);
output out;
electrical out;
input in;
electrical in;
parameter real vin_low = -2.0 ;
parameter real vin_high = 2.0 ;
parameter real gain = 1 from (0:inf);
analog begin
    if (V(in)) >= vin_high) begin
        V(out) <+ gain*(V(in) - vin_high) ;
    end else if (V(in) <= vin_low) begin
        V(out) <+ gain*(V(in) - vin_low) ;</pre>
    end else begin
        V(out) <+ 0;
    end
end
```

When you save the module and quit the text editor window, the analog design environment checks the syntax in the text file. If the syntax checker finds any errors or problems, a dialog box opens with the following message.

```
Parsing of analog_hdl file failed:
Do you want to view the error file and re-edit the analog_hdl file?
```

Click Yes to display the analog_hdl Parser Error/Warnings window and to reopen the module file for editing.

If the syntax checker does not find any errors or problems, you get this message in the CIW:

```
analog\_hdl Diagnostics: Successful syntax check for analog\_hdl text of cell cellname.
```

Editing Analog HDL Cellviews Outside of the Analog Design Environment

The analog design environment parses the analog HDL code after the module is saved and then uses this information as the basis for creating the netlist.


Using an Analog HDL in Cadence Analog Design Environment

Do not directly edit the analog HDL source (.def or .va) files if you need to change the module name, cell name, parameter names, parameter values, pin names, or the body of a module or if you need to add or delete pins or parameters. Instead, use the analog design environment for these changes. When you use the analog design environment, the parser communicates hierarchical element information to the netlister to automatically include other analog HDL module definitions in the final netlist. When you edit directly, however, the parser does not run and cannot send the required hierarchical information to the netlister.

If you change a file that is included (with a #include statement) in an analog HDL module, you must then re-edit or recompile the analog HDL module in the analog design environment. If you change the included file without re-editing or recompiling the compiled information, the compiled information for the analog HDL module might not match the actual module definition. This inconsistency results in an incorrect netlist.

Descend Edit

To examine the views below the symbols while viewing a schematic, choose *Design – Hierarchy – Descend Edit*. For example, there might be two view choices: *symbol* and *veriloga*. If you choose *veriloga*, a text window opens, as shown in the following figure.




Using an Analog HDL in Cadence Analog Design Environment

Creating an Analog HDL Cellview

To create a new component with only an analog HDL cellview, follow these steps:

1. In the CIW, choose *File – New – Cellview*.

The Create New File form opens.



- **2.** Specify the *Cell Name* (component).
- **3.** Specify the view that you want to create.


To create a new veriloga view, set the *Tool* cyclic field to *VerilogA-Editor*.

To create a new ahdl view, set the *Tool* cyclic field to *SpectreHDL-Editor*.

- **4.** In the *View Name* field, type the name for the new cellview.
- 5. Click OK.

Using an Analog HDL in Cadence Analog Design Environment

A text editor window opens for the new module. If the cell name you typed in the *Cell Name* field is new, an empty template opens. If the name you typed already has available views, a template opens with pin and parameter information in place.



- **6.** Modify any existing pin or parameter information as necessary. You can add unique or shared parameters as required by your design.
- **7.** If you want to simulate multiple views of a cell at the same time, change the new module name so that it is unique for each view.
- **8.** Complete the module, save it, and quit the text editor window.


Creating a Symbol Cellview from a New Analog HDL Cellview

After you save and quit a newly created analog HDL file, a dialog box opens. It tells you that no symbol exists for this cell and asks you if you want to create a symbol. To create a symbol, follow these steps:

1. Click Yes.

Using an Analog HDL in Cadence Analog Design Environment

The Symbol Generation Options form opens.



- 2. Edit the pin information for your symbol as required.
- 3. Set Load/Save on.
- 4. Click OK.

The Symbol Generation Options form closes, and the Symbol Editor form opens. Any warnings appear in the CIW.

If you receive any warnings, take time to check the symbol and examine the Component Description Format (CDF) information for your new cell.

- **5.** Edit the symbol and save it.
- **6.** Close the Symbol Editor form.

Creating a Symbol Cellview from an Analog HDL Cellview

If you created an analog HDL cellview without creating a symbol, or if you have a component with only an analog HDL cellview, you can add a symbol view to that component. The easiest way to add a symbol view is to reopen the analog HDL cellview, write the information, and close the cellview. When you are asked if you want to create a symbol for the component, click Yes and follow the procedure in "Creating a Symbol Cellview from a New Analog HDL Cellview" on page 186.

You can also add a symbol view by following these steps:

1. Choose *File – Open* from the CIW.

The Open File form opens.


Using an Analog HDL in Cadence Analog Design Environment

2. Open any schematic or symbol cellview.

The editor opens.

3. Choose Design – Create Cellview – From Cellview.

The Cellview From Cellview form opens.



4. Fill in the *Library Name* and *Cell Name* fields.

If you do not know this information, click *Browse*, which opens the Library Browser, so you can browse available libraries and components.

- 5. In the From View Name cyclic field, select the analog HDL view.
- **6.** In the *Tool / Data Type* cyclic field, choose *Composer-Symbol*.
- 7. In the To View Name field, type symbol.
- 8. Click OK.

The Symbol Generation Options form opens.

9. Click OK.

A Symbol Editor window opens.

10. Edit the symbol, save it, and close the Symbol Editor window.

Using an Analog HDL in Cadence Analog Design Environment

Using Escaped Names in the Cadence Analog Design Environment

As described in <u>"Escaped Names"</u> on page 45, the SpectreHDL and Verilog-A languages permit the use of escaped names. The analog design environment, however, does not recognize such names. As a consequence,

- You must not use escaped names for modules that the analog design environment instantiates directly in a netlist, nor can you use escaped names for the parameters of such modules
- Although you can use escaped names for formal module ports, you cannot use escaped names in the corresponding actual ports of module instances instantiated in the netlist

Defining Quantities

To use a custom quantity in a SpectreHDL module, you define the quantity in a Spectre netlist. To use a custom quantity in a Verilog-A module, you can define the quantity in a Spectre netlist or in a Verilog-A discipline. A quantity defined in a netlist overrides any definition for that quantity located in a Verilog-A discipline. See the <u>Spectre Circuit Simulator User</u> Guide for more information.

You need to place a file named quantity.spectre in libraries you create that contain Verilog-A or SpectreHDL modules that use custom quantities. quantity.spectre specifies these custom quantities and their default values. When generating the netlist, the Cadence analog design environment searches each library in your library search path for quantity.spectre files and then automatically adds include statements for these files into the netlist.

The format of the quantity statement is defined by the <u>Spectre quantity component</u> (see spectre -h quantity or the <u>Spectre Circuit Simulator Reference</u> manual).

```
quantity_statement ::=
    instance_name quantity { parameter=value }
```

instance_name is the reference for this line in the netlist. You must ensure that
instance name is unique in the netlist.

Using an Analog HDL in Cadence Analog Design Environment

parameter is one of the parameters listed in the following table. The corresponding value must be of the appropriate type for each parameter. To specify a list of parameters, separate them with spaces.

Quantity Parameters

Parameters	Required or Optional?	The value must be
abstol	Required	A real value
blowup	Optional	A real value
description	Optional	A string
huge	Optional	A real value
name	Required	A string
units	Optional	A string

For example, a quantity. spectre file might contain information such as the following:

```
displacementX quantity name="X" units="M" abstol=1m
displacementY quantity name="Y" units="ft" abstol=1m
torque quantity name="T" units="N" abstol=1m blowup=1e9
omega quantity name="W" units="rad/sec" abstol=1m
```

Note: Each quantity must have a unique name parameter to identify it. You can redefine the parameters for a specific quantity by using a new quantity statement in which the name parameter is the same and the other parameters are set as required.

spectre/spectreVerilog Interface (Spectre Direct)

To override values set by a quantity.spectre file or to insert a specific set of quantities into a module, you can specify the UNIX path of a file that contains quantity statements in the Model Library Setup form. Cadence recommends that you use the full path.

Note: If you do use relative paths, be aware that they are relative to the netlist directory, not the icms run directory.

Using an Analog HDL in Cadence Analog Design Environment

spectre1: Model Library Setup	
OK Cancel Defaults Apply	Help
Model Library File	Section
Model Library File	Section (opt.)
] [
Add Delete Change Edit File	Browse

Note: The ahdlincludeFirst environment variable is not used for the spectre and spectreVerilog interfaces and is ignored by them.

spectreS/spectreSVerilog Interface (Socket)

To override values set by a quantity. spectre file or to insert a specific set of quantities into a module, you can type the following Cadence design framework II command in the CIW command line:

```
ahdlIncludeFirst = "path/filename"
```

The ahdlincludeFirst command must point to a file containing the same type of data as the quantity.spectre file. The analog design environment includes the file that ahdlincludeFirst points to, after it includes the quantity.spectre files into the netlist.

If you plan to use the ahdlincludeFirst environment variable, you must set it before you start Cadence design framework II. Either set the variable in the shell window or set the variable in your UNIX startup file, such as your .cshrc file. For example,

```
setenv ahdlIncludeFirst /u1/work/mech.qty
```

The following example shows how you can change abstol for the quantity torque in the example quantity.spectre file given previously. With the ahdlIncludeFirst environment variable set, you include a file that contains

```
Newtorque quantity name="T" abstol=0.5m
```

The name T is the same as that used in the quantity statement that defines torque.

Using an Analog HDL in Cadence Analog Design Environment

Using Multiple Cellviews for Instances

As you develop a design, you might find it useful to have more than one veriloga or ahdl (SpectreHDL) cellview for a given instance of a component. For example, you might want to have two or more veriloga cellviews with different behaviors and parameters so that you can determine which works best in your design. The next few sections explain how to use the multiple analog HDL cellview capability that is built into the Cadence analog design environment.

Designs created before product version 4.4.2 must be updated before you can use the multiple analog HDL cellview capability. Cadence[®] provides the ahdlupdateViewInfo SKILL function that you can use to update your design.

For the greatest amount of compatibility with Cadence AMS Designer, Cadence recommends that each module have the same name as the associated cell. (However, this approach is not supported for hierarchies of Verilog-A and SpectreHDL modules.)

For example, assume that you want to be able to switch between two veriloga definitions of the cell ahdlTest. One of the definitions, which is assumed to have the view name verilogaone, is defined by the module

```
module ahdlTest(a)
    electrical a;
    analog
    V(a) <+ 10.5;
endmodule</pre>
```

The other veriloga definition, which has the view name <code>verilogatwo</code>, is defined by the module

```
module ahdlTest(a)
    electrical a ;
    analog
        V(a) <+ 9.5 ;
endmodule</pre>
```

Now, assuming that all the cells are stored in the library myAMSlib, these views are referred to as myAMSlib.ahdlTest:verilogaone and myAMSlib.ahdlTest:verilogatwo. To switch from one version of the cell to the other, you can then use the Cadence hierarchy editor, for example, to bind the view that you want to use.

Creating Multiple Cellviews for a Component

You can create as many analog HDL cellviews for a component as you need. You can give a new cellview any name except the name of an existing cellview for the component. Whatever you name a new cellview, its view type is determined by the tool you use to create the new cellview. As described earlier in this chapter, you can create new analog HDL cellviews, from

Using an Analog HDL in Cadence Analog Design Environment


symbols, and from blocks. You can also create new analog HDL cellviews from existing analog HDL cellviews.

Creating Analog HDL Cellviews from Existing Analog HDL Cellviews

To create an analog HDL cellview from an existing analog HDL cellview, follow these steps:

- **1.** Choose *File Open* from the CIW.
 - The Open File form opens.
- 2. Open any schematic or symbol cellview.
 - The editor opens.
- **3.** Choose Design Create Cellview From Cellview.

The Cellview From Cellview form opens.



- **4.** Fill in the *Library Name* and *Cell Name* fields with information for the existing cellview. If you do not know this information, click *Browse* to see the available libraries and components.
- **5.** In the *From View Name* cyclic field, choose the existing cellview.
- **6.** In the *Tool /Data Type* cyclic field, choose the tool that creates the type of cellview you want.
- 7. If necessary, edit the cellview name that appears in the *To View Name* field.

Using an Analog HDL in Cadence Analog Design Environment

8. Click OK.

A template opens.

9. Complete the module, save it, and quit the text editor window.

Modifying the Parameters Specified in Modules

By default, instances of analog HDL components use the parameter values in their defining text modules. However, if you want different parameter values, you can use the Edit Object Properties form in the Virtuoso[®] schematic composer to individually modify the values for each cellview available for the instance. You can change parameter values for the cellview currently bound with an instance, and you can change the parameter values of cellviews that are available for an instance but not currently bound with it.


To take full advantage of multiple cellviews, your schematic must be associated with a configuration. If you do not have a configuration, you need to create one. For guidance, see the *Cadence Hierarchy Editor User Guide*.

Opening a Configuration and Associated Schematic

To open a configuration and its associated schematic, follow these steps:

- 1. In the library manager, highlight the config view for the cell you want to open.
- 2. Choose File Open.

The Open Configuration or Top CellView form opens.



- 3. Select yes to open the configuration and yes to open the top cell view.
- 4. Click OK.

The Cadence hierarchy editor and Virtuoso Schematic Editing windows both open.


Using an Analog HDL in Cadence Analog Design Environment

Changing the Parameters of a Cellview Bound with an Instance

To change the parameter values of a cellview bound with an instance, follow these steps:

- 1. Select the instance in the Virtuoso Schematic Editing window.
- **2.** Choose *Edit Properties Objects*.

The Edit Object Properties form opens.



Ensure that *CDF* is selected in the *Show* area and then examine the *CDF Parameter of view* cyclic field. By default, the *CDF Parameter of view* field is set to the name of the cellview bound with the instance you selected.

3. Change the parameter values as necessary.

Be aware that if a parameter has the same name in multiple cellviews, changing the value of the parameter in one cellview changes the value in all the cellviews that use the parameter.

4. Click OK.

Using an Analog HDL in Cadence Analog Design Environment

Changing the Parameters of a Cellview Not Currently Bound with an Instance

You can change the values of parameters in cellviews that are available for an instance but are not currently bound with the instance. Parameters changed in this way become effective only if you bind the changed cellview with the instance from which the cellview was changed. Associating the changed cellview with a different instance has no effect because cellview parameters are instance specific.

To change the values of parameters in cellviews that are available for an instance but not currently bound with the instance, follow these steps:

- 1. Select the instance in the Virtuoso Schematic Editing window.
- **2.** Choose *Edit Properties Objects*.

The Edit Object Properties form opens.

- **3.** Ensure that *CDF* is selected in the *Show* area and then set the *CDF Parameter of view* cyclic field to the cellview whose parameters you want to change.
- **4.** Change the parameter values of the cellview as necessary.

Be aware that if a parameter has the same name in multiple cellviews, changing the value of the parameter in one cellview changes the value in all the cellviews that use the parameter.

5. Click OK.

Deleting Parameters from a veriloga or ahdl Cellview

To delete a parameter from a cellview, you must edit the original veriloga or ahdl text module. Follow these steps:

- 1. In the Virtuoso Schematic Editing window, select an instance for which the analog HDL cellview is available.
- **2.** Choose Design Hierarchy Descend Edit.

The Descend form opens.

- **3.** In the *View Name* cyclic field, choose the analog HDL cellview that defines the parameter you want to delete.
- 4. Click OK.

A text editing window opens with the module text displayed.


5. Delete the parameter definition statement for the parameter you want to delete.

Using an Analog HDL in Cadence Analog Design Environment

6. Save your changes and quit the text editing window.

Switching the Cellview Bound with an Instance

There are several ways to bind different cellviews with particular instances. One way, described here, is to use the Cadence hierarchy editor window.



Using an Analog HDL in Cadence Analog Design Environment


To specify the cellview that you want to bind with an instance, follow these steps:

- **1.** In the Cadence Hierarchy Editor window, choose *View* from the menu and turn on *Instance Table*.
- **2.** In the *Cell Bindings* section, click the cell that instantiates the instance you want to switch.

The instances appear in the *Instance Bindings* section of the Cadence Hierarchy Editor window. The *View Found* column shows the cellview bound with each instance (the view that is selected for inclusion in the hierarchy).

3. Right click the *View To Use* table cell for the instance you want to switch.

A pop-up menu opens.



4. In the pop-up menu, choose *Select View* and the name of the cellview that you want to bind with the instance.


Synchronizing the Schematic with Changes in the Hierarchy Editor

Whenever you switch cellviews in the Cadence hierarchy editor, you must synchronize the associated schematic. If you do not synchronize your schematic to the changed Cadence hierarchy editor information, your design does not netlist correctly. To ensure that the Cadence hierarchy editor and the Virtuoso Schematic Editing windows are synchronized, follow these steps:

1. In the Cadence hierarchy editor window, click the *Update (Needed)* button or choose *View – Update (Needed)* from the menu.

Using an Analog HDL in Cadence Analog Design Environment

The Update Sync-up form opens.



- 2. Turn on the checkmarks by all the listed cellviews.
- 3. Click OK.

Synchronizing the Hierarchy Editor with Changes in the Schematic

If you use the Virtuoso Schematic Editing window to add or delete an instance, you must synchronize the Cadence hierarchy editor by following these steps:

- **1.** In the Virtuoso Schematic Editing window, choose *Design Check and Save*.
- **2.** If the *Hierarchy-Editor* menu entry is not visible, choose *Tools Hierarchy Editor* to make the entry appear.
- **3.** Choose *Hierarchy-Editor Update*.

Cadence Verilog-A Language Reference Using an Analog HDL in Cadence Analog Design Environment

Example Illustrating Cellview Switching


The following sections illustrate how cellview switching works. The example uses a circuit, called demogain, that consists of two instances of a module called gain, two resistors, and a power source. The two instances amplify the signal, with the output from the first instance becoming the input for the second. The demogain cell has both schematic and config views.

This example is not included in any supplied library. To use cellview switching in your own designs, follow steps similar to these, substituting your own modules and components.


Opening the Design

To open the schematic and config views for the demogain module, follow these steps:

- **1.** In the CIW, choose *Tools Library Manager*.
- 2. In the Library Manager window, select the demogain cell and the config view.



3. Choose File – Open and, when asked, indicate that you want to open both the config and schematic views.




Using an Analog HDL in Cadence Analog Design Environment

Examining the Text Module Bound with Instance I0


To examine the text module bound to instance 10, follow these steps:

1. In the Virtuoso Schematic Editing window, select IO, the first instance of the gain module.



2. From the menu bar, choose Design – Hierarchy – Descend Edit.

The Descend dialog box opens, with the *View Name* cyclic field showing the cellview currently bound with the selected instance.



3. Click OK.

Using an Analog HDL in Cadence Analog Design Environment

The text module bound with 10 appears. The module is written in the SpectreHDL language, and it has two parameters: gain, with a value of 3, and gainh, with a value of 2.

4. Quit the text module window.

Checking the Edit Object Properties Form for Instance 10

To examine the parameters currently in effect for instance 10, follow these steps:

1. With instance IO still selected, click *Property*.

Using an Analog HDL in Cadence Analog Design Environment

The Edit Object Properties form opens.

Edit Object Properties						
OK Can	OK Cancel Apply Defaults Previous Next Help					
Apply To only current □ instance □ Show □ system □ user ■ CDF						
	Browse Reset Instance Labels Display					
Pro	perty	Value	Display			
Library Name		AHDL	off 🗖			
Cell Name		gainį̇̃	off 🗖			
View Name symbol i off □			off 🗖			
Instance Name IQ value =						
CDF Parame	eter of view	ahdi 🗖	Display			
gain			off 🗖			
gainh		¥	off 🗖			

2. Ensure that *CDF* is selected in the *Show* area and then examine the *CDF Parameter of view* cyclic field. It shows *ahdI* by default, matching the SpectreHDL text of the module bound with instance IO. The gain and gainh parameters are displayed without values because the values defined in the text modules are in effect.

Using an Analog HDL in Cadence Analog Design Environment

As a check, you can use the capabilities of the analog design environment Simulation window to generate a netlist.

```
File
                                                                       Help
// Generated for: spectre
// Generated on: Sep 14 13:23:32 1998
// Design library name: AHDL
// Design cell name: demogain
// Design view name: config
simulator lang=spectre
qlobal 0
include "/usr1/cds/4.4.3/tools/dfII/samples/artist/ahdlLib/quantity.spectre"
// Library name: AHDL
// Cell name: demogain
// View name: schematic
// Inherited view list: spectre cmos_sch cmos.sch schematic veriloga ahdl
IO (0 net10) gainahdl
II (net5 net10) gainvera
R0 (net5 0) resistor r=1K
R1 (net10 0) resistor r=1K
simulatorOptions options reltol=1e-3 vabstol=1e-6 iabstol=1e-12 temp=27 \
    tnom=27 scalem=1.0 scale=1.0 qmin=1e-12 rforce=1 maxnotes=5 \
   maxwarms=5 digits=5 cols=80 pivrel=1e-3 ckptclock=1800 \
    sensfile="../psf/sens.output"
modelParameter info what=models where=rawfile
element info what=inst where=rawfile
outputParameter info what=output where=rawfile
saveOptions options save=allpub
ahdl_include "/old2/lorenp/demo/gain/ahdl/ahdl.def"
ahdl_include "/old2/lorenp/demo/gain/veriloga/veriloga.va"
```

The netlist shows that gainahdl, the cellview coded in the SpectreHDL language, is bound with instance I0. Instance I1 is bound with the Verilog-A module, gainvera.

Using an Analog HDL in Cadence Analog Design Environment

Checking the Text Module and Edit Object Properties Form for Instance I1

If you examine the Verilog-A module bound with I1, following the same steps used for instance I0, you find that it has two parameters: gain and gainv.

```
/old2/lorenp/demo/gain/veriloga/veriloga.va
//VerilogA for AHDL, gain, veriloga
'include "constants.vams"
'include "disciplines.vams"
module gainvera(out, in);
output out;
electrical out;
input in;
electrical in;
parameter real gainv = 4.0;
parameter real gain = 1.0;
analog
    V(out) <+ (gain*gainv)*V(in);
endmodule</pre>
```

Using an Analog HDL in Cadence Analog Design Environment

Checking the Edit Object Properties form for instance I1 shows the *CDF Parameter of view* cyclic field set to *veriloga*, matching the Verilog-A code of the bound module. Again, no parameter values are displayed because the values defined in the text module are used.

Edit Object Properties					
OK Cancel Apply Defaults Previous Next Help					
Apply To Only current instance					
Show syst	tem 🗖 user 🔳 CDF				
Browse	Reset Instance Labels Display				
Property	Value	Display			
Library Name	AHDL	off 🗖			
Cell Name	gainį̇̃	off 🗖			
View Name	symbolį	off 🗖			
Instance Name	ΙΪ́	value 🗖			
CDF Parameter of view	veriloga 🗖	Display			
gain	v : :	off 🗖			
gainv		off 🗖			

Modifying Instance Parameters

Analog HDL modules contain default values for their parameters. These default values are used during netlisting unless you override them on the Edit Object Properties form or on the Edit Component CDF form. To change the two parameters used in the ahdl cellview bound with instance 10, follow these steps:

1. In the Virtuoso Schematic Editing window, select instance 10 and click *Property*.

Using an Analog HDL in Cadence Analog Design Environment

The Edit Object Properties form opens.

Edit Object Properties					
OK Cand	cel Apply [Defaults Previous Next	Help		
Apply To only current □ instance □ Show □ system □ user ■ CDF					
	Browse	Reset Instance Labels Display			
Property Value			Display		
Library Name		AHDL	off 🗖		
Cell Name ga.		gair <u>i</u>	off 🗖		
View Name symboli off		off 🗖			
Instance Name Iú value 🗆					
CDF Parame	ter of view	ahdi 🗖	Display		
gain		ČC ^r i	off 🗖		
gainh		Ğ.	off 🗖		

- **2.** Ensure that *CDF* is selected in the *Show* area.
- **3.** Type 5 in the *gain* field and 6 in the *gainh* parameter field.
- 4. Click OK or Apply.

Using an Analog HDL in Cadence Analog Design Environment

If you generate a final netlist using the SpectreS simulator, you see that the value of gain in the netlist is now 5 and the value of gainh is now 6, as expected.

```
/old2/lorenp/simulation/demogain/spectre/config/netlist/input.scs
File
                                                                               41
// Generated for: spectre
// Generated on: Sep 14 13:29:12 1998
// Design library name: AHDL
// Design cell name: demograin
// Design view name: config
simulator lang=spectre
qlobal 0
include "/usr1/cds/4.4.3/tools/dfII/samples/artist/ahdlLib/quantity.spectre"
// Library name: AHDL
// Cell name: demogain
// View name: schematic
// Inherited view list: spectre cmos_sch cmos.sch schematic veriloga ahdl
IO (O net10) gainahdl gain=5 gainh=6
Il (net5 net10) gainvera
R0 (net5 0) resistor r=1K
R1 (net10 0) resistor r=1K
simulatorOptions options reltol=1e-3 vabstol=1e-6 iabstol=1e-12 temp=27 \
    tnom=27 scalem=1.0 scale=1.0 gmin=1e-12 rforce=1 maxnotes=5 \
    maxwarns=5 digits=5 cols=80 pivrel=1e-3 ckptclock=1800 \
    sensfile="../psf/sens.output"
modelParameter info what=models where=rawfile
element info what=inst where=rawfile
outputParameter info what=output where=rawfile
saveOptions options save=allpub
ahdl_include "/old2/lorenp/demo/gain/ahdl/ahdl.def"
ahdl_include "/old2/lorenp/demo/gain/veriloga/veriloga.va"
```

Associating New Cellviews with Instances I0 and I1

To switch the cellviews bound with instances I0 and I1, follow these steps:

- **1.** In the Cadence hierarchy editor window, click the *Instance Table* button to display the *Instance Bindings* table.
- 2. In the Cell Bindings table, click the cell containing demogain.

Using an Analog HDL in Cadence Analog Design Environment

The instances within demogain appear in the *Instance Bindings* table.

— Instance Bind Library į́́́́́́́́́́́́́́́́́́́́́́́́́		idemogain	View [ischemat	ic
Inst Name	Library	Cell	View Found	View To Use
10	AHDL	gain	ahdl	ahdl.
I1	AHDL	gain	veriloga	
RO	analogLib	res	spectre	
R1	analogLib	res	spectre	
12	basic	gnd	schematic	

- **3.** In the *Instance Bindings* table, right click on the *View To Use* entry for the 10 instance of cell gain.
- **4.** From the pop-up menu, choose *Select View veriloga*.

The View Found and the View To Use fields both change to veriloga.

- **5.** In the *Instance Bindings* table, right click on the *View To Use* entry for the I1 instance of cell gain.
- **6.** From the pop-up menu, choose *Select View ahdl.*

The *View Found* and the *View To Use* fields both change to ahdl.

- **7.** In the Cadence hierarchy editor window, click the *Update (Needed)* button.
 - The Update Sync-up form appears.
- 8. Turn on the checkmarks next to the changed cells.
- 9. Click OK.

Parameter Values after Switching the Cellview Bound with Instance IO

As noted in <u>"Changing the Parameters of a Cellview Not Currently Bound with an Instance"</u> on page 196, cellview parameters are instance specific. To demonstrate this with the example, follow these steps:

Using an Analog HDL in Cadence Analog Design Environment

In the Virtuoso Schematic Editing window, select instance I0 and click *Property*.
 The Edit Object Properties form opens.

2. Ensure that *CDF* is selected in the *Show* area, and look at the *CDF Parameter of view* cyclic field.

The cyclic field shows *veriloga* because the veriloga cellview is currently bound with instance 10. Recall that when the parameter values were set for instance 10, the bound cellview was *ahdl*, not *veriloga*.

3. Switch the CDF Parameter of view field to ahdl.

The parameter values set for instance I0 while it was bound with the ahdl cellview appear. If you rebind the ahdl cellview with instance I0, the ahdl parameter values take effect again.

4. Switch the *CDF Parameter of view* field back to *veriloga*.

The gain parameter has a value of 5. It has this value because the gain parameter occurs in both the veriloga and ahdl cellviews. When gain in the ahdl cellview was given a value, the gain parameter in the veriloga cellview took on the same value. If you change a shared parameter such as gain in one cellview, the value changes in other cellviews of the same component that share the parameter.

Using an Analog HDL in Cadence Analog Design Environment

Generating another final netlist for this switched cellview design confirms that the 10 instance is bound with the veriloga cellview. The netlist also shows that the gain parameter has the expected value of 5.

```
// Generated for: spectre
// Generated on: Sep 14 10:27:48 1998
// Design library name: AHDL
// Design cell name: demogain
// Design view name: config
simulator lang=spectre
qlobal 0
include "/usr1/cds/4.4.3/tools/dfII/samples/artist/ahdlLib/quantity.spectre"
// Library name: AHDL
// Cell name: demogain
// View name: schematic
// Inherited view list: spectre cmos sch cmos.sch schematic veriloga ahdl
IO (net10 0) qainvera qain=5
I1 (net10 net5) gainahdl
R0 (net5 0) resistor r=1K
R1 (net10 0) resistor r=1K
simulatorOptions options reltol=1e-3 vabstol=1e-6 iabstol=1e-12 temp=27 \
    tnom=27 scalem=1.0 scale=1.0 gmin=1e-12 rforce=1 maxnotes=5 \
   maxwarms=5 digits=5 cols=80 pivrel=1e-3 ckptclock=1800 \
    sensfile="../psf/sens.output"
modelParameter info what=models where=rawfile
element info what=inst where=rawfile
outputParameter info what=output where=rawfile
saveOptions options save=allpub
ahdl_include "/old2/lorenp/demo/qain/ahdl/ahdl.def"
ahdl include "/old2/lorenp/demo/gain/veriloga/veriloga.va"
```

Multilevel Hierarchical Designs

You can use analog HDL modules inside a multilevel design hierarchy in the following ways:

- Instantiate child analog HDL modules inside parent analog HDL modules
- Place an analog HDL cellview instance in a schematic design
- Instantiate a schematic in an analog HDL module

You can use any number of levels of hierarchy with schematic and analog HDL cellviews at any level, but you cannot pass parameters down to levels that are lower than the first point

Using an Analog HDL in Cadence Analog Design Environment

where a component with a schematic cellview occurs below a component with an analog HDL cellview.

When a design with Verilog-A and SpectreHDL cellviews is netlisted, no additional action is required. There are a number of exceptions to this for spectreS. These exceptions are described in the sections following the next section. Verilog-A and SpectreHDL modules can also be included through the Model Library Setup form. This is described in the next section.

Including Verilog-A and SpectreHDL through Model Setup

In some situations, you might need to explicitly include Verilog-A and SpectreHDL modules. For example, you want a module definition for a device referenced through the model instance parameter. In this case, you must specify a file through the Model Library Setup form, which includes the files with the Verilog-A or SpectreHDL definitions.

Netlisting Analog HDL Modules

Verilog-A and SpectreHDL modules are included in netlists through the use of a special include statement. The statement has this format:

```
ahdl_include "filename"
```

For example, if you have an analogLib npn instance with the *Model Name* set to ahdlNpn, the file includeHDLs.scs has the line ahdl_include "/usr/ahdlNpn.va". The file includeHDL.scs is entered on the Model Library Setup form.

Use full UNIX paths that resolve across your network for filenames. For more information about specifying filenames, see the <u>Cadence Analog Design Environment User Guide</u>. For a Verilog-A file, <code>filename</code> must have a .va file extension. For a SpectreHDL file, a .def extension is typical.

Netlisting Analog HDL Modules for spectreS

Verilog-A and SpectreHDL modules are included in netlists through the use of a special include statement. The statement has this format:

```
ahdl include "filename"
```

If filename is not in the same directory as the netlist, you must ensure that filename either includes the complete path to the module file or is on the path specified in the -I option when you start the Spectre simulator. For a Verilog-A file, filename must have a .va file extension.; for a proto-VHDL-A file, a .vha extension is required; and for a SpectreHDL file, a .def extension is typical.

Using an Analog HDL in Cadence Analog Design Environment

Note: The Cadence analog design environment generates ahdl_include statements automatically except when you are using flat netlisting mode and have analog HDL modules instantiated in other modules. Normally, in this situation, you must insert ahdl_include statements manually. However, if you instantiate a module in the design at the schematic level (where an ahdl_include statement is generated for it automatically), you can also instantiate the module at other levels in the design without manually inserting an ahdl_include statement in the netlist.

To manually insert ahdl_include statements into the netlist of a design, as you might need to do when you use flat netlisting mode, you must use a different method for including include files. The following examples refer to the module VCO2 shown in "Hierarchical Analog HDL Modules" on page 214.

If you are using flat netlisting, the netlister does not go below the highest level instances of analog HDL modules, so for this example you must include a file that includes an ahdl_include statement for VCOshape. For example, you might use the following entries to include VCOshape.

_	spectre0: Simulation Files Setup					
ок	Cancel	Defaults	Apply		Help	
Include P	clude Path /usr1/verilogademo/vs_ir[
Definition	Definition Files					
Stimulus File						

The contents of the file vs_in are

ahdl include "/usr1/verilogademo/QPSK/VCOshape/veriloga/veriloga.va"

Using an Analog HDL in Cadence Analog Design Environment

Do not use the approach illustrated in the following illustration to include VCOshape.

-	spectre0: Simulation Files Setup					
ок	Cancel	Defaults	Apply	Help		
Include P	ath [/usr1/verilogademo/QPSK/VCOshape/veriloga/veriloga.vd				
Definition	Files					
Stimulus	File [

When you use flat netlisting, you must also add the analog HDL cellview names you use to *Stop View List*. For the example illustrated here, you need to add veriloga. For more information, see "Simulation View Lists" on page 217.

Do not use common names like resistor or capacitor for your analog HDL modules. These names correspond to Spectre primitive devices, and using these names for your own modules causes a warning.

Hierarchical Analog HDL Modules

You can create a hierarchy in an analog HDL module by instantiating lower-level modules inside a higher-level module. You can instantiate Spectre primitives, SpectreHDL modules, Verilog-A modules, and schematics inside an analog HDL module. The netlister automatically adds the necessary ahdl_include statements in the netlist for each analog HDL module, including modules within a module. For example, in the following module, one module, VCOshape, is instantiated inside (below) another, VCO2.

Note: This does not work for SpectreS when flat netlisting is selected.

```
module VCO2(R1, ref, out, CA, CB, VCC, vControl)
node[V,I] R1, ref, out, CA, CB, VCC, vControl;
{
    node [V, I] cntrl;
    real state;

    VCOshape shape (ref, cntrl, VCC, vControl);
    resistor RX (CB, ref) (r=.001);
    resistor Rlmin (cntrl, R1) (r=500);
    capacitor Cmin (CA, CB) (c=10p);
    initial {
        state = 1.0;
    }

    analog {
        if ($analysis("dc") || $time() == 0.0) {
```

Using an Analog HDL in Cadence Analog Design Environment

```
val(CA, CB) <- 0.0;
}
if ($threshold(val(CA)+1.0, -1)) {
    state = 1.0;
}
if ($threshold(val(CA)-1.0, +1)) {
    state = -1.0;
}
I(CA) <- -(1.71*I(cntrl, R1)*val(VCC, ref)*val(out));
val(out) <- $transition(state, 10n, 10n, 10n);
}
</pre>
```

The VCO2 module is part of a larger schematic, which produces the following netlist:

Instantiation of VCO2 in the top-level design

```
// Generated for: spectre
// Generated on: Aug 20 07:32:00 1998
// Design library name: QPSK
// Design cell name: Example24_VCOQuad
// Design view name: schematic
simulator lang=spectre
global 0
// Library name: QPSK
// Cell name: Example24 VCOQuad
// View name: schematic
WCTRL (vc 0) vsource type=sine sinedc=3 ampl=2 freq=500K
C12 (ca cb) capacitor c=20p
I11 (r1 0 out ca cb VCC vc) VCO2
I9 (outi outq out) quadrature riseTime=10n
R7 (r1 0) resistor r=2.2K
vcc (VCC 0) vsource dc=6 type=dc
simulatorOptions options reltol=1e-3 vabstol=1e-6 iabstol=1e-12 temp=27 \
     tnom=27 scalem=1.0 scale=1.0 gmin=1e-12 rforce=1 maxnotes=5 maxwarns=5 \
     digits=5 cols=80 pivrel=1e-3 ckptclock=1800 \
     sensfile="../psf/sens.output"
dcOp dc write="spectre.dc" oppoint=rawfile maxiters=150 maxsteps=10000 \
        annotate=status
modelParameter info what=models where=rawfile
element info what=inst where=rawfile
outputParameter info what=output where=rawfile
saveOptions options save=allpub
ahdl_include "/net/cds9886/u1/public/ahdldemo/QPSK/VCO2/ahdl/ahdl.def"
ahdl_include "/net/cds9886/u1/public/ahdldemo/QPSK/VCOshape/ahdl/ahdl.def"
ahdl_include "/net/cds9886/u1/public/ahdldemo/QPSK/quadrature/ahdl/ahdl.def"
```

The netlister automatically creates ahdl_include statements for VCO2 and VCOshape.

Using an Analog HDL in Cadence Analog Design Environment

Using a Hierarchy

You can add symbols that have an analog HDL cellview to any schematic, but you cannot add a child analog HDL module to a schematic without a corresponding symbol view. To ensure proper binding, you must create the symbol view before you create the analog HDL module or, once you have created both the analog HDL view and the symbol view, reopen the analog HDL view and write it again. If the design is structured in multiple levels, you can include components with analog HDL views below a schematic level, and you can include components with schematic views below analog HDL components.

With the current versions of Verilog-A and SpectreHDL, you can instantiate schematics in analog HDL modules, but there are two important rules you must remember:


- The Spectre simulator cannot pass parameters to a schematic that is a child module (a module within another module).
- When instantiating a schematic inside a module, the cell that the schematic represents must also have a symbol view for the design to netlist correctly.

In addition, the spectreS interface has the following limitations:

- You cannot use flat netlisting.
- A child schematic can be used by only one parent analog HDL module.

If you do not use a schematic from the same library as the analog HDL module, the analog design environment searches every library and uses the first cell it finds that has the same name.


A schematic placed below an analog HDL module can include other schematics or analog HDL views.



Using an Analog HDL in Cadence Analog Design Environment

Simulation View Lists

If you examine the Environment Options form, by choosing Setup – Environment in the simulation control window, you see <code>veriloga</code> and <code>ahdl</code> in Switch View List. By default, <code>ahdl</code> is in the last position and <code>veriloga</code> is assigned the next to last position.




Note: For spectreS, if you have a hierarchical design that instantiates modules inside modules, in flat netlisting mode you must add veriloga or ahdl to Switch View List and Stop View List. If your design instantiates schematics inside modules, you must use hierarchical netlisting, but you do not need to alter the view lists.

If you create cellviews with names other than the default names (for example, veriloga_2), you must adjust the view lists to netlist properly.

In mixed-signal mode, or to create analog configurations, use the Cadence hierarchy editor to modify *Switch View List* and *Stop View List*.

Verilog and VHDL

The same component can have digital Verilog and VHDL cellviews as well as analog HDL cellviews. You can wire symbols with Verilog or VHDL cellviews to symbols with analog HDL cellviews in the same schematic. You cannot instantiate a Verilog or VHDL file inside or below an analog HDL module.



Using an Analog HDL in Cadence Analog Design Environment

Using Models with an Analog HDL

Verilog-A and SpectreHDL support the use of models inside of modules. In an analog HDL module, you can instantiate any Spectre primitive based on a model.

Models in Modules

When using models in an analog HDL module, you treat the models as child modules. You instantiate each instance of the model in a single statement with the model name, the instance name, the node list, and the parameter list.

```
Two instances of the same model, with parameter passing  \begin{array}{c} \text{module dual\_npn } (\text{c1, c2, b1, b2, e, s}) ; \\ \text{electrical c1, c2, b1, b2, e, s}; \\ \text{parameter real a = 1}; \\ \text{my\_npn } \#(.a(1.0)) \text{ q0 } (\text{c1, b1, e, s}) ; \\ \text{my\_npn } \#(.a(1.0)) \text{ q1 } (\text{c2, b2, e, s}) ; \\ \text{endmodule} \end{array}
```

The models are included through one of the files specified in the Model Library Setup form.

Note: For spectreS, for each model you use, you must have a corresponding model file. To reference that file, you must specify the model file as an include file by choosing *Setup – Simulation Files – Include File* in the Cadence analog design environment Simulation window.

Note: For spectreS, the model file must have a .m file extension. The contents of the model file follow SPICE syntax unless you switch the language inside of the model file to Spectre syntax.

Saving AHDL Variables

When you want to plot or display the values of internal and variables, you can specify which variable to save as shown in <u>Step 4</u> in the following section. To plot or display all and variables, you can save them all with one simple option:

```
Saveahdl options saveahdlvars=all
```

In this case, no explicit save needs to be done.

To save all module parameters in the Cadence analog design environment using the spectre/spectre/erilog interface, do the following:

Using an Analog HDL in Cadence Analog Design Environment

➤ In the simulation control window, choose *Outputs – Save All*. The *Outputs – Save All* command opens the Save Options form. In that form, click the *all* button located next to *Select AHDL variables (saveahdlvars)*.

To save all module parameters in the Cadence analog design environment using the spectreS/spectreSVerilog interface, do the following:

➤ In the simulation control window, choose *Outputs - Save All*, and, in the Keep Options form, choose *Save All AHDL Module Variables*.

Displaying the Waveforms of Variables

To plot the value of a Verilog-A or SpectreHDL variable, follow these steps:

- 1. Find the instance names of each analog HDL module that contains variables that you want to plot.
- **2.** In the Cadence analog design environment Simulation window, choose *Setup Model Libraries*.

The Setup – Model Libraries form opens.

- **3.** Enter the full UNIX path of the file. For more information about specifying filenames, see the <u>Cadence Analog Design Environment User Guide</u>.
- 4. Edit the file. Type

```
save instance_name:variable_name
```

instance_name is the full hierarchical name described in step 1 or 2.
variable_name can be all, if you want to prepare to display all variables, or a
specific variable name.

Use the following syntax for the hierarchical name of the instance:

```
hier_name ::=
     [ instance_name{.instance_name}.]HDL_Instance_name
```

Provide *instance_name* only if the analog HDL instance is embedded within a hierarchical design.

Using an Analog HDL in Cadence Analog Design Environment

You find <code>instance_name</code> and <code>HDL_Instance_name</code> in the schematic editor's Edit Object Properties form. <code>instance_name</code> is the value in the <code>Instance Name</code> field. See the following examples of hierarchical instances.

Verilog-A instance below two blocks

Verilog-A instance below one block

SpectreHDL instance below two blocks

SpectreHDL instance below one block

i 7. i 2. i 3

i 7. i 2. i 3

i 7. i 2. i 3

SpectreHDL instance below one block

In the previous examples, i7 and i2 represent instances of schematic cellviews, and i3 represents an instance of a Verilog-A or SpectreHDL cellview.

Note: The syntax for internal nodes is

save instance_name.internal_node_name

See the <u>Spectre Circuit Simulator User Guide</u> for more information about the save statement.

- **5.** Run the simulation.
- **6.** In the simulation control window, choose *Tools Results Browser*.

The system prompts you for a project directory.


7. Type


simulation/design_name/spectre/view_name

where design_name is the name of your design and view_name is the name of your cellview.

8. Open the *psf* portion of the output database and search for the variable name you identified for the analysis you ran.

9. When you find the variable name in the Browser, use the menu option *Plot* (on the middle mouse button) to plot the output from the variable.





Displaying the Waveforms of Variables for spectreS

To plot the value of a Verilog-A or SpectreHDL variable, follow these steps:

1. In the simulation control window, choose *Setup – Environment*.

Using an Analog HDL in Cadence Analog Design Environment

Verify that the *Include/Stimulus File Syntax* button is set to *spectre*.

Note: If the *Include/Stimulus File Syntax* button is set to *cdsSpice*, the included files receive an additional parsing. In this case, you need to use an additional include file as described in the <u>Cadence Analog Design Environment User Guide</u>.

If you use hierarchical netlisting, go to Step 2. If you use flat netlisting, proceed to Step 3.

2. Find the instance names of each analog HDL module that contains variables that you want to plot.

Use the following syntax to state the hierarchical name of the module:

Note: There is no space between instance_prefix and instance_name.

Provide <code>instance_prefix</code> and <code>instance_name</code> only if the analog HDL instance is embedded within a hierarchical design. The default value of <code>analog_HDL_prefix</code> is ahdl. <code>instance_prefix</code> is x.

You find <code>instance_name</code> and <code>analog_HDL_Instance_name</code> in the schematic editor's Edit Object Properties form. <code>instance_name</code> is the value in the <code>Instance Name</code> field. See the following examples of hierarchical instances.

```
Verilog-A instance below two blocks

Verilog-A instance below one block

SpectreHDL instance below two blocks

SpectreHDL instance below one block

xi7.xi2.ahdli3

xi2.ahdli3

xi2.ahdli3
```

In the previous examples, x represents a subcircuit, and i represents an instance.

Note: All instance and subcircuit names must use lower case. White space is not permitted in a hierarchical name.

If you use flat netlisting, go to Step 3. If you use hierarchical netlisting, proceed to Step 4.

3. In the simulation control window, choose *Simulation – Netlist – Create Final*.

Using an Analog HDL in Cadence Analog Design Environment

Use the final netlist to determine the name of the instance.

```
// Example netlist
simulator lang= spectre
ahdl_include "/mnt1/barbaral/bllib/VCO/veriloga/veriloga.va"
ahdli0 in out vco
*
```

Use the following syntax to state the name of an instance that is not embedded in a hierarchy:

```
flat_netlisting_name_syntax ::=
    instance name
```

-The name of the instance

For example, the instance name from the preceding netlist is ahdli0.

4. In the simulation control window, choose Setup – Simulation Files – Edit Include File.

The Edit Include File form opens.

5. Type the name of an include file, such as includeMe.

If the file is new, the system opens a text editor window.

6. In the text editor, type

```
save instance_name:variable_name
```

instance_name is the full hierarchical name described in step 2 or 3.
variable_name can be all, if you want to prepare to display all variables, or a specific variable name.

Note: The syntax for internal nodes is

```
save instance_name.internal_node_name
```

See the <u>Spectre Circuit Simulator User Guide</u> for more information about the save statement.

- 7. Run the simulation.
- **8.** In the simulation control window, choose *Tools Results Browser*.

The system prompts you for a project directory.


9. Type


```
simulation/design_name/spectreS/schematic
```

where design_name is the name of your design.

Using an Analog HDL in Cadence Analog Design Environment

- **10.** Open the *psf* portion of the output database and search for the variable name you identified for the analysis you ran.
- **11.** When you find the variable name in the Browser, use the menu option *Plot* (on the middle mouse button) to plot the output from the variable.





13

Advanced Modeling Examples

This chapter examines in detail several examples that use the Cadence[®] Verilog[®]-A language to model complex systems. Two electrical modeling examples are presented first. For an example using Verilog-A to model a mechanical system, see "Mechanical Modeling" on page 237.

Electrical Modeling

This section presents examples that illustrate the power and flexibility of Verilog-A when used to model electrical systems. The examples illustrate the analysis and behavioral modeling capabilities of Verilog-A.

- The first example shows how to use Verilog-A to model a rectifier. This example demonstrates how to use Verilog-A in the design of power circuits.
- The second example shows how to create a detailed model of a thin-film transistor using Verilog-A.


Three-Phase, Half-Wave Rectifier

The following circuit converts the three-phase, AC line voltages into a rectified signal that produces a DC current to drive a motor. The speed of the motor is linearly related to the

Advanced Modeling Examples

amplitude of this current. You can control the amplitude of the current by delaying the thyristor switching.

Rectifier Circuit



Operation

To understand the operation of this circuit, consider how the circuit functions if the thyristors are replaced by diodes. All three diodes have the same cathode node. The diodes are nonlinear and their conductance increases with the voltage across them. The diode with the largest anode voltage conducts while the other two stay off.

If the anode voltage of one of the nonconducting diodes rises above that of the conducting diode, the current diverts to the diode with the higher anode voltage. In this way, the voltage at the common cathode always equals the maximum of the diode anode voltages minus the diode voltage drop.

Assuming that the inductance of the load is large, the current flowing in the load remains constant while it switches between the different diodes.

The thyristor differs from the diode in having a third terminal. Unlike the diode, the thyristor does not conduct when its anode voltage exceeds its cathode voltage. To cause the device to conduct, a pulse is required at the gate input of the thyristor. The thyristor continues to conduct current even after this pulse has been removed, as long as the current flowing through it is greater than a hold value.

Advanced Modeling Examples

The gate terminal on the thyristor allows the current switching to be delayed with respect to the diode switching points. By delaying the gate pulses, you can vary both the average DC voltage at the output and the average load current.

Modeling

The following Verilog-A module models the thyristor. The thyristor is modeled as a switch that closes when its gate is activated and opens when the current flowing through it falls below the hold value. When the thyristor is conducting, it has a nonlinear resistance. Without the nonlinearity, the circuit does not function correctly. The nonlinear resistance ensures that the thyristor with the largest anode voltage conducts all the current when its gate is activated.

```
module thyristor(anode, cathode, gate);
input gate;
inout anode, cathode;
electrical anode, cathode, gate;
parameter real vtrigger = 2.0 from [0:inf);
parameter real ihold = 10m from [0.0:inf);
parameter real Rscr = 10;
parameter real Von = 1.3;
     integer thyristorState;
     analog begin
         // get simulator to place a breakpoint when V(gate)
         // rises past vtrigger
         @ ( cross( V(gate) - vtrigger, +1 ) )
         // get simulator to place a breakpoint when
         // I(anode, cathode) falls below ihold
         @ (cross(I(anode,cathode) - ihold, -1))
         // now see if thyristor is beginning to conduct, or
         // is turning off
         if ( V(gate) > vtrigger ) begin
             thyristorState = 1;
         end else if ( I(anode, cathode) < ihold ) begin
             thyristorState = 0;
         end
         // drive output. if conducting, use a non-linear
         // resistance. if not-conducting, then open completely
         // (no current flow)
         if ( thyristorState == 1 ) begin
             V(anode,cathode) <+ I(anode,cathode) *
                         Rscr * exp(-V(anode,cathode) );
         end else if ( thyristorState == 0 ) begin
             I(anode,cathode) <+ 0.0;</pre>
```

Advanced Modeling Examples

```
end
endmodule
```

endmodule

The transformers are modeled with the following module, which includes leakage inductance effects:

```
module tformer(inp, inm, outp, outm);
input inp, inm;
output outp;
inout outm;
electrical inp, inm, outp, outm;
parameter real ratio = 1 from (0:inf);
parameter real leakL = 1e-3 from [0:inf);

    electrical nodel;

    analog begin
        V(nodel, outm) <+ leakL*ddt(I(nodel, outm));
        V(outp, nodel) <+ ratio*V(inp, inm);
end
endmodule</pre>
```


The module half_wave describes the rectifier circuit, which consists of three transformers and three thyristors.

```
`define LK IND 30m
                        // leakage inductance
module half_wave( common, out, gnd, inpA, inpB, inpC, gateA, gateB, gateC );
electrical common, out, gnd, inpA, inpB, inpC, gateA, gateB, gateC;
parameter real vtrigger = 0.0;
parameter real ihold = 1e-9;
                                          // num of primary windings
parameter integer w1 = 1 from [1:inf);
parameter integer w2 = 1 from [1:inf);
                                          // num of secondary windings
     electrical nodeA, nodeB, nodeC;
     thyristor #(.vtrigger(vtrigger),.ihold(ihold))
                         scrA(nodeA, out, gateA);
     thyristor #(.vtrigger(vtrigger),.ihold(ihold))
                         scrB(nodeB, out, gateB);
     thyristor #(.vtrigger(vtrigger),.ihold(ihold))
                         scrC(nodeC, out, gateC);
     tformer #(.ratio(w2/w1),.leakL(`LK_IND)) tA(inpA, gnd,
                         nodeA, common);
     tformer #(.ratio(w2/w1),.leakL(`LK_IND)) tB(inpB, gnd,
                         nodeB, common);
     tformer #(.ratio(w2/w1),.leakL(`LK_IND)) tC(inpC, gnd,
                         nodeC, common);
```

The first graph in the following figure shows the output voltage waveform (the thick, choppy line) superimposed on the three input voltage waveforms. The second graph displays the thyristor current waveforms and the third graph shows the gate pulses. The current switching

Advanced Modeling Examples

occurs past the point where ordinary diodes would switch. This delayed switching reduces the average DC voltage across the load.




The output voltage stays at an average value for a short time during the switching. This corresponds to the overlap angle in the current waveforms caused by the transformer leakage inductance, which prevents the current in any thyristor from changing instantaneously. During the overlap angle, two thyristors are active, and their cathode voltage is the average of their anode voltages. Eventually, one of the thyristors switches off so that all the current flows through one device.

The current remains almost constant, alternating through the three thyristors. During switching overlap, the current is shared between two thyristors. However, their sum remains almost constant.

Advanced Modeling Examples

The following figure shows the current to the load and the motor speed at startup. The module describing the motor is below the figure. Note how the module defines two internal nodes for speed and armature_current, which can be plotted as node voltages.

System Behavior at Startup Time



```
module motor(vp, vn, shaft);
inout vp, vn, shaft;
electrical vp, vn;
rotational_omega shaft;
parameter real Km = 4.5 ;
                             // motor constant [Vs/rad]
parameter real Kf = 6.2;
                            // flux constant [Nm/A]
parameter real j = 0.004;
                            // inertia factor [Nms2/rad]
                            // drag (friction) [NMs/rad]
parameter real D = 0.1;
parameter real Rm = 5.0;
                            // motor resistance [Ohms]
parameter real Lm = 1 ;
                             // motor inductance [H]
electrical speed;
electrical armature_current;
     analog begin
         V(vp,vn)<+Km*Omega(shaft)+Rm*I(vp,vn)+ ddt(Lm*I(vp, vn));
         Tau(shaft) <+ Kf*I(vp,vn)-D*Omega(shaft)- ddt(j*Omega(shaft));</pre>
         V(speed) <+ Omega(shaft);
         V(armature_current) <+ I(vp,vn);</pre>
     end
endmodule
```

The Verilog-A modules described are assumed to be in a file called rectifier_and_motor.va, which includes the disciplines.vams file and the modules listed above in the same order as presented. The following Spectre netlist instantiates all the

Advanced Modeling Examples

modules in this design. The motor shaft is left as an open circuit and simulated with no load. All the motor torque goes to overcome the inertia and windage losses. The errpreset=conservative statement in the tran line directs the simulator to use a conservative set of parameters as convergence criteria.


```
// motor netlist //
global gnd
simulator lang=spectre
ahdl_include "rectifier_and_motor.va"
#define FREQ 60
#define PER 1.0/60
#define DT PER/20 + PER/6
#define VMAX 100
#define STOPTIME 1
vA (inpA gnd) vsource type=sine freq=FREQ ampl=VMAX sinephase=0
vB (inpB gnd) vsource type=sine freq=FREQ ampl=VMAX sinephase=120
vC (inpC gnd) vsource type=sine freq=FREQ ampl=VMAX sinephase=240
vgA (gateA gnd) vsource type=pulse period=PER \
    width=1u val0=0 val1=5 delay=DT
vgB (gateB gnd) vsource type=pulse period=PER \
    width=1u val0=0 val1=5 delay=DT +2*PER/3
vgC (gateC gnd) vsource type=pulse period=PER \
    width=1u val0=0 val1=5 delay=DT +PER/3
rect (gnd out gnd inpA inpB inpC gateA gateB gateC) half_wave
amotor out gnd shaft motor Rm=50 Lm=1 j=0.05 D=0.5 Kf=1.0
saveNodes options save=all
tran tran stop=STOPTIME start=-PER/24 errpreset=conservative
```

Thin-Film Transistor Model

Verilog-A can support very detailed models of solid-state devices, such as a thin-film MOSFET, or TFT. The following figure shows the physical structure of a four-terminal, thin-film MOSFET transistor. The P-body region of the transistor is assumed to be fully depleted,

Advanced Modeling Examples

so both the front and back gate potentials influence channel conductivity. This implementation does not model short-channel effects.



The module definition is

```
`include "disciplines.vams"
`include "constants.vams"
`define CHECK_BACK_SURFACE 1
`define n_type 1
`define p_type 0
// "tft.va"
//
// mos_tft
//
// A fully depleted back surface tft MOSFET model. No
// short-channel effects.
// vdrain:
                  drain terminal
                                       [V,A]
// vgate_front: front gate terminal [V,A]
                                       [V,A]
// vsource:
                  source terminal
// vgate_back:
                  back gate terminal
                                       [V,A]
//
//
module mos_tft(vdrain, vgate_front, vsource, vgate_back);
inout vdrain, vgate_front, vsource, vgate_back;
electrical vdrain, vgate_front, vsource, vgate_back;
parameter real length=1 from (0:inf);
parameter real width=1 from (0:inf);
parameter real toxf = 20n;
parameter real toxb = 0.5u;
parameter real nsub = 1e14;
parameter real ngate = 1e19;
parameter real nbody = 5e15;
```

Advanced Modeling Examples

```
parameter real tb = 0.1u;
parameter real u0 = 700;
parameter real lambda = 0.05;
parameter integer dev_type=`n_type;
     real
          id,
          vgfs,
          vds,
          vabs,
          vdsat;
     real
          phi,
                 // body potential.
                 // flat-band voltage - front channel.
          vfbb, // flat-band voltage - back channel.
                // threshold voltage - back channel accumulated.
          vtfa,
          vgba,
                 // vgb for accumulation at back surface.
          vgbi,
                // vgb for inversion at back surface.
                 // threshold voltage.
// work-function, front-channel.
          vtff,
          wkf,
                 // work-function, back-channel.
          wkb,
          alpha, // capacitance ratio.
          cob, // capacitance back-gate to body.
          cof,
                 // capacitance front-gate to body.
                 // body intrinsic capacitance.
          cb,
          cbb,
                 // series body / back-gate capacitance.
                 // series front-gate / body capacitance.
// series front-gate / body / back-gate capacitance.
// fixed depleted body charge.
          cfb,
          cfbb,
          qb,
                  // K-prime.
          kp,
                 // front-gate charge.
          qgf,
                 // back-gate charge.
          qgb,
                 // channel charge.
          qn,
          qd,
                 // drain component of channel charge.
                 // source component of channel charge.
          qs;
     integer back surf;
     real Vt, eps0, charge, boltz, ni, epsox, epsil;
     real tmp1;
     integer dev_type_sign;
     analog begin
// perform initializations here
     @ ( initial_step or initial_step("static") ) begin
          if( dev_type == `n_type ) dev_type_sign = 1;
          else dev_type_sign = -1;
          ni = 9.6e9;
                                     // 1/cm^3
          epsox = 3.9*P_EPS0;
          epsil = 11.7*`P_EPS0;
          phi = 2*$vt*ln(nbody/ni);
          wkf = $vt*ln(ngate/ni) - phi/2;
wkb = $vt*ln(nsub/ni) - phi/2;
```

Advanced Modeling Examples

```
// front-channel fixed charge assumed zero.
         vfbf = wkf;
         vfbb = wkb;
                              // back-channel fixed charge assumed zero.
         qb = charge*nbody*1e6*tb;
         cob = epsox/toxb;
         cof = epsox/toxf;
         cb = epsil/tb;
         cbb = cob*cb/(cob + cb);
         cfb = cof*cb/(cof + cb);
         cfbb = cfb*cob/(cfb + cob);
         alpha = cbb/cof;
         vtfa = vfbf + (1 + cb/cof)*phi - qb/(2*cof);
         vgba = dev_type_sign*vfbb - phi*cb/cob - qb/(2*cob);
vgbi = dev_type_sign*vfbb + phi - qb/(2*cob);
         kp = width*u0*1e-4*cof/length;
         back_surf = 0;
     end
           // of initial_step code
// the following code is executed at every iteration
         vgfs = dev_type_sign*V(vgate_front, vsource);
         vds = dev_type_sign*V(vdrain, vsource);
         vgbs = dev_type_sign*V(vgate_back, vsource);
         // calc. threshold and saturation voltages.
         //
         vtff = vtfa - (vgbs - vgba)*cbb/cof;
         vdsat = (vgfs - vtff)/(1 + alpha);
         // drain current calculations.
         if (vgfs < vtff) begin
             // front-channel in accumulation / cutoff region(s).
             //
             id = 0;
             qn = 0;
             qd = 0;
             qs = 0;
             qgf = width*length*cfbb*(vgfs - wkf - qb/(2*cbb)
                                   - (vgbs - vfbb + qb/(2*cob));
             qgb = - (qgf + width*length*qb);
         end else if (vds < vdsat) begin
             // front-channel in linear region.
             id = kp*((vgfs - vtff)*vds - 0.5*)
                                  (1 + cbb/ cof)*vds*vds);
             id = id*(1 + lambda*vds);
             tmp1 = (1 + alpha)*vds;
             qn = -width*length*cof*(vgfs - vtff - tmp1/2 +
                          tmp1*tmp1/ (12*(vgfs - vtff - tmp1/2)));
             qd = 0.4*qn;
             qs = 0.6*qn;
```

Advanced Modeling Examples

```
qgf = width*length*cof*(vgfs - wkf - phi - vds/2 +
                          tmp1*vds/ (12*(vgfs - vtff - tmp1/2)));
             qgb = - (qgf + qn + width*length*qb);
         end else begin
             // front-channel in saturation.
             //
             id = 0.5*kp*(pow((vgfs - vtff), 2))/(1 + cbb/cof);
             id = id*(1 + lambda*vds);
             qn = -width*length*cof*(2.0/3.0)*(vgfs - vtff);
             qd = 0.4*qn;
             qs = 0.6*qn;
             qgf = width*length*cof*(vgfs - wkf - phi -
                                   ((vgfs - vtff)/(3*(1 + alpha))));
             qqb = - (qqf + qn + width*length*qb);
         end
         //
         // intrinsic device.
         //
         I(vdrain, vsource) <+ dev_type_sign*id;</pre>
         I(vdrain, vgate_back) <+ dev_type_sign*ddt(qd);</pre>
         I(vsource, vgate_back) <+ dev_type_sign*ddt(qs);</pre>
         I(vgate_front, vgate_back) <+ dev_type_sign*ddt(qgf);</pre>
         // check back-surface constraints. save the state
         // in the back_surf variable. at the final step of
// the $analysis, use back_surf to
         // print out any possible violations.
         if (vgbs > vgbi && !back_surf) begin
             back_surf = 1;
         end else if (vgbs < vgba && !back_surf) begin
             back_surf = 2;
         end
     @ (final_step ) begin
         if (back_surf == 1) begin
             $display("Back-surface went into inversion.\n");
         end else if (back_surf == 2) begin
             $display("Back-surface went into accumulation.\n");
         end
     end
end
endmodule
```

Advanced Modeling Examples

The netlist file instantiates an n-channel TFT device with a width of 2 microns (2μ) and a length of 1 micron (1μ). The drain-source voltage (vds) sweeps from 0 to 5 volts.


```
// thin-film transistor example netlist file
//
global gnd
simulator lang=spectre
#define n_type 1
ahdl_include "tft.va"
// Devices
M1_n drain gate source back_gate mos_tft length=lu width=2.5u dev_type=n_type
// Sources
vds drain source vsource dc=5
vbs back_gate source vsource dc=-3
vgs gate source vsource dc=3
saveOp options save=all currents=all
// Analyses
dcsweep dc start=0 stop=5 step=.1 dev=vds
```

Advanced Modeling Examples

Repeating this sweep for different front gate voltages (vgs) with the source gate potential and back gate potential held constant results in the set of I-V characteristics shown in the I-V Characteristics of the Thin-Film Transistor (TFT) Module figure on page 237.

I-V Characteristics of the Thin-Film Transistor (TFT)

Drain Current (amps)



Mechanical Modeling

Verilog-A supports multidisciplinary modeling. You can write models representing thermal, chemical, electrical, mechanical, and optical systems and use them together.

This section presents two examples that illustrate the flexibility and power of Verilog-A.

■ The first example is a mechanical model of a car wheel on a bumpy road with run-time binding applied to represent the real-world limits of automobile suspensions.


Advanced Modeling Examples

The second example shows how to create a model of two gears using Verilog-A.

For examples illustrating how Verilog-A can be used to model electrical systems, see "Electrical Modeling" on page 225.

Car on a Bumpy Road

This example simulates a car traveling at a fixed speed on a road with a bump in it. This example uses a simple model of a car as a sprung mass.



The equations are formulated with three nodes, one representing the road, one representing the axle, and the third representing the car frame. The potential of each node is its vertical position. The flow out of the nodes is force, which must sum to zero by Kirchhoff's Flow Law.

Verilog-A behavioral descriptions can model the body mass, the spring, the shock absorber, and a triangular shaped bump taken at a particular speed, as well as the car wheel and suspension. The odd mix of units shows how Verilog-A supports arbitrary quantities and units.

Spring

The spring is a simple linear spring.

```
// spring.va
```

[`]include "disciplines.vams"

[`]include "constants.vams"

Advanced Modeling Examples

Shock Absorber

The shock absorber is a simple linear damper.

Frame

The frame is modeled as a mass with inertia that is acted on by gravity.

Advanced Modeling Examples

Road

The road is modeled as flat, with one or more triangular-shaped obstacles.

The initial_step section computes numbers that depend only on input parameters, which is more efficient than doing the calculations in the analog block.


```
// road.va
`include "disciplines.vams"
`include "constants.vams"
module triangle (posin);
inout posin;
kinematic posin;
parameter real height = 4 from (0:inf); // height of bumps(inches parameter real width = 12 from (0:inf); // width of bumps(inches)
                                               // height of bumps(inches)
parameter real speed = 55 from (0:inf);
                                              // speed (mph)
parameter real distance = 0 from [0:inf);
                                               // distance to first bump (feet)
real duration, offset, Time;
     analog begin
          @ ( initial_step ) begin
             duration = width / (12*1.466667 * speed);
             offset = distance / (1.466667 * speed);
          end
          Time = $realtime - offset;
          if (Time < 0) begin
              Pos(posin) <+ 0;
              @ ( timer( offset ) )
                       ; // do nothing, merely place breakpoint
          end else if (Time < duration/2) begin
              Pos(posin) <+ height/6 * Time / duration;
              @ ( timer ( duration / 2 + offset ) )
                       ; // do nothing
          end else if (Time < duration) begin
              Pos(posin) <+ height/6 * (1 - Time / duration);
              @ ( timer ( duration + offset ) )
                        // do nothing
          end else begin
              Pos(posin) <+ 0;
          end
     end
endmodule
```

Limiter

The limiter models the limited travel of an automotive suspension using the run time binding of potential and flow sources to implement the mechanical constraints (the stops) in the suspension.

Advanced Modeling Examples

The limiter keeps the distance between two points inside a certain range by placing a rigid constraint on the distance. However, within the range, the limiter has no effect. A plot of force versus position is as follows.



This model uses length to determine which region the limiter is in. If the length is less than \max 1 and greater than \min 1, the model must be in the normal operating region. If the length is less than or equal to \min 1, the limiter has bottomed out. However, because of the limiting, the length cannot be less than \min 1, so the limiter bottoms out if the length equals \min 1. This is a dangerous test. Any error in the calculation causes the limiter to jump back and forth from the normal region to being bottomed out. The model is abruptly discontinuous at the region boundaries.

Continually crossing from one region to another causes the simulator to run slowly and can create convergence difficulties. For this reason, the region boundaries used are those given by the dotted lines in the figure. Both position and force are taken into account when determining which region the limiter is in. This is a much more reliable method for determining the operating region of the limiter.

```
// limiter.va
`include "disciplines.vams"
`include "constants.vams"
module limiter (posp, posn);
inout posp, posn;
kinematic posp, posn;
parameter real minl = 2; // minimum extension in inches
parameter real maxl = 10; // maximum extension in inches
integer out_of_range;
integer too_long, too_short;
     analog begin
         if (Pos(posp,posn) - max1/12 + F(posp,posn) / 10.0e3 > 0.0) begin
             Pos(posp,posn) <+ max1/12;</pre>
             too_long = 1;
             too_short = 0;
         end else if (Pos(posp,posn) - min1/12 + F(posp,posn) / 10.0e3 < 0.0) begin
             Pos(posp,posn) <+ min1/12;
             too_long = 0;
             too_short = 1;
         end else begin
             F(posp,posn) <+ 0;
```

Advanced Modeling Examples

```
too long = 0;
             too short = 0;
         end
         if (out_of_range) begin
             if (!too_long && !too_short) begin
                 out_of_range = 0;
                 $strobe( "%M: In range again at t = %E s.\n",$realtime );
             end
         end else begin
             if (too_long) begin
                 $strobe( "%M: Topped out at t = %E s.\n", $realtime );
                 out_of_range = 1;
             end
             else if (too_short) begin
                 strobe("%M: Bottomed out at t = %E s.\n", $realtime);
                 out_of_range = 1;
             end
         end
     end
endmodule
```

When the limiter changes from one region to another, the simulator prints messages.

This module can be difficult to debug because it is abruptly discontinuous. One approach to this problem is to reduce the strength of the module by putting a small resistor in series with the limiter. The resistor lets the Affirm TM Spectre $^{@}$ circuit simulator converge, so you can use the normal printing and plotting aids for debugging. Once the limiter is behaving properly, you can remove the resistor.

Wheel

The important effect being modeled with the wheel is that it can lift off the ground. Dynamic binding is used to model the fact that the wheel can push on the ground, but it cannot pull. In addition, the elasticity of the wheel is modeled. The force-versus-position characteristics of the wheel are shown with the module definition as follows.

```
Force

Position

// wheel.va

include "disciplines.vams"
include "constants.vams"

module wheel (posp, posn);
```

Advanced Modeling Examples

```
inout posp, posn;
kinematic posp, posn;
parameter real height = 0.5 from (0:inf);
integer reported;
integer flying;
     analog begin
         if (Pos(posp,posn) < height) begin
             Pos(posp,posn) <+ height + F(posp,posn) / 200K;
             flying = 0;
         end else begin
             F(posp,posn) <+ 0;
             flying = 1;
         end
         if (reported) begin
             if (!flying) begin
                 reported = 0;
                 $strobe( "%M: On ground again at t = %E s.\n", $realtime );
             end
         end else begin
             if (flying) begin
                 $strobe( "%M: Airborne at t = %E s.\n", $realtime );
                 reported = 1;
             end
         end
     end
endmodule
```

The System

Two nodes are used to model the automobile, one for the frame and one for the axle. Another node is used to model the surface of the road. The potential of all three nodes is the vertical position, with up being positive. The flow at the nodes is force, with upward forces being positive.

Advanced Modeling Examples


The car is driven over 1-, 3-, and 6-inch triangular obstacles at 55 miles per hour. The vertical position of the frame, axle, and road and the force on the road are plotted versus time for the 6-inch obstacle.

```
// netlist for Car on bumpy road
simulator lang=spectre
spectre options quantities=full save=all
// include Verilog-A models
ahdl_include "mass.va"
ahdl_include "spring.va"
ahdl_include "limiter.va"
ahdl_include "damper.va"
ahdl include "wheel.va"
ahdl include "road.va"
// describe sprung mass on bumpy road
Body frame mass m=2.5klbs
Spring frame axle spring k=5k l=9
Shock frame axle damper d=700
Stops frame axle limiter minl=1 maxl=5
Wheel axle road wheel
                    triangle height=1_in width=24_in speed=55_mph
Bump
       road
nodeset frame=0 axle=0
// perform transient analysis
bump tran stop=1 errpreset=conservative
higher alter dev=Bump param=height value=3_in
whack tran stop=1 errpreset=conservative
andLarger alter dev=Bump param=height value=6_in
launch tran stop=1 errpreset=conservative
```

During the simulation of the 6-inch obstacle, the Spectre simulator prints results that contain messages from the limiter and the wheel that indicate when they changed regions.

Advanced Modeling Examples


Transient Response in Car on a Bumpy Road



Looking at this plot, you can visualize the car flying into the air, with its wheels drooping below it, then the wheels and the car slamming into the ground. The weight of the car flattens the tires at 0.55 seconds.

Gearbox

This Verilog-A module models a gearbox that consists of two shafts and two gears. The model is bidirectional, meaning that either shaft can be driven, and the loading is passed from the driven shaft to the driving shaft. Inertia in each gear and shaft is also modeled.



Advanced Modeling Examples

In this example, you choose the variables with which to formulate the model. Then you develop the constitutive relationships and convert the constitutive relationships into a Verilog-A module.

Choosing the Variables

The gearbox connects to the rest of the system through shafts. A module connects to the rest of a network through terminals. Here the module is formulated with the shafts as the terminals of the module. The important quantities of the shafts are their angular velocities (frequency) and the torques they exert on the rest of the system. Both quantities (frequency and torque) are associated with each shaft. In this case, angular velocity or frequency is the natural choice for potential because it satisfies Kirchhoff's Potential Law. Angular velocity must satisfy Kirchhoff's Potential Law because it is the derivative of angular position, which clearly satisfies Kirchhoff's Potential Law (a complete rotation sums to zero). Torque is the natural choice for flow because it satisfies Kirchhoff's Flow Law.

Choosing the Reference Directions

Torque is considered positive if it accelerates a gear in a counterclockwise direction. Likewise, angular velocity is positive in the counterclockwise direction. Torque (the flow) is taken to be positive if it flows from outside the module, through the shaft, into the gearbox. In this example, both frequency and torque are specified in absolute terms, meaning that all measurements are relative to ground (the resting state).

The Physics

There are three sources of torque on each shaft:

- The torque applied externally through the shaft
- The torque applied from the other gear through the teeth of the gear on the shaft
- The torque needed to accelerate the inertia of the shaft and gear

These torques must balance:

$$\tau_{ext} + \tau_{teeth} + \tau_{inertia} = 0$$

or

$$\tau_{ext} + rF_{teeth} + I\alpha = 0$$

Advanced Modeling Examples

where r is the radius of the gear, r is the inertia of the gear and shaft, and r is the angular acceleration. The angular acceleration is given by


$$\alpha = \frac{d\omega}{dt}$$

$$\omega = \frac{d\theta}{dt}$$

where ω is the angular velocity and θ is the angular position or phase of the shaft.

To simplify the development of the model, assume that the gears and shaft have no inertia.

To show the interaction of the two gears, the following figure peels the gear teeth from the circular gear and flattens them. This allows the equations to be formulated in rectangular coordinates.



The translational position of the gear teeth is related to the angular position of the gear by

$$x_1 = 2\pi r_1 \theta_1$$

Because gear 2 rotates backwards

$$x_2 = -2\pi r_2 \theta_2$$

Assume that the teeth mesh perfectly, so that the gearbox does not exhibit backlash. Then the positions of both gears must match.

$$x_1 = x_2$$

or

$$2\pi r_1 \theta_1 = -2\pi r_2 \theta_2$$

This can be rewritten to explicitly give θ_1 in terms of θ_2 .

$$\theta_1 = -\frac{r_2}{r_1}\theta_2$$
 (phase)

Advanced Modeling Examples

The torque on the shaft due to the interaction of the teeth can be computed from the force at the teeth with

$$\tau = rF$$

At the point of contact of the two gears, the forces must balance

$$F_1 = -F_2$$

or

$$\frac{\hat{\tau}_1}{r_1} = \frac{\hat{\tau}_2}{r_2}$$

where $\hat{\tau}_1$ and $\hat{\tau}_2$ are the torques applied to the shafts by the external system, assuming that the gear and shaft have no inertia.

$$\hat{\tau}_2 = \frac{r_2}{r_1} \hat{\tau}_1 \quad \text{(torque)}$$

Finally, the effect of the inertia of the gear and shaft is added.

$$\tau = \hat{\tau} + I\alpha$$

where τ is the total torque applied externally to the shaft, $\hat{\tau}$ is the torque used to push the other gear, and $I\alpha$ is the torque required to accelerate the inertia of the shaft and gear. The torque equation can now be rewritten to include the effect of inertia:

$$\tau_2 = I_2 \alpha_2 - \frac{r_2}{r_1} (\tau_1 - I_1 \alpha_1)$$
 (full torque)

Implementation of the Gearbox Model

The phase and full torque equations are the constitutive equations for the gearbox. The natures for velocity (omega) and torque (tau) are defined in the disciplines.vams file.

```
// gearbox.va

include "disciplines.vams"
include "constants.vams"

module gearbox(wshaft1, wshaft2);
inout wshaft1, wshaft2;
rotational_omega wshaft1, wshaft2;
parameter real radius1=1 from (0:inf);
parameter real inertia1=0 from [0:inf);
parameter real radius2=1 from (0:inf);
parameter real inertia2=0 from [0:inf);
```

Advanced Modeling Examples

A system constructed from Spectre simulator primitives quickly tests this module. A current source and resistor model a motor, and a resistor models a load. The rotational nodes, s1 and s2, represent shafts.

```
// Gearbox test system netlist file
simulator lang=spectre
ahdl_include "gearbox.va"


P1 s1 0 isource type=pwl wave=[0 0 1 1]
P2 s1 0 resistor r=1
GB1 s1 s2 gearbox radius1=2 inertia1=0.2 inertia2=0.1
L1 s2 0 resistor r=1
timeResp tran stop=2
modifyOmega quantity name="Omega" abstol=1e-4
modifyTau quantity name="Tau" abstol=1e-4
```

Advanced Modeling Examples

The motor drives the gearbox with a finite slope step change in torque.

Transient Response of the Gearbox

Rotational Velocity



A

Nodal Analysis

This appendix briefly introduces Kirchhoff's Laws and describes how the simulator uses them to simulate a system. For information, see

- Kirchhoff's Laws on page 252
- Simulating a System on page 253

Kirchhoff's Laws

Simulation of Verilog[®]-A language modules is based on two sets of relationships. The first set, called the *constitutive relationships*, consists of formulas that describe the behavior of each component. Some formulas are supplied as built-in primitives. You provide other formulas in the form of module definitions.

The second set of relationships, the *interconnection relationships*, describes the structure of the network. This set, which contains information on how the nodes of the components are connected, is independent of the behavior of the constituent components. Kirchhoff's laws provide the following properties relating the quantities present on the nodes and on the branches that connect the nodes.

Kirchhoff's Flow Law


The algebraic sum of all the flows out of a node at any instant is zero.

Kirchhoff's Potential Law


The algebraic sum of all the branch potentials around a loop at any instant is zero.

These laws assume that a node is infinitely small so that there is negligible difference in potential between any two points on the node and a negligible accumulation of flow.

Kirchhoff's Laws



 $flow_1 + flow_2 + flow_3 = 0$



Kirchhoff's Potential Law

 $potential_1 + potential_2 + potential_3 + potential_4 = 0$

Nodal Analysis

Simulating a System

To describe a network, simulators combine constitutive relationships with Kirchhoff's laws in *nodal analysis* to form a system of differential-algebraic equations of the form

$$f(v,t) = \frac{dq(v,t)}{dt} + i(v,t) = 0$$
$$v(0) = v_0$$

These equations are a restatement of Kirchhoff's Flow Law.

v is a vector containing all node potentials.

t is time.

q and *i* are the dynamic and static portions of the flow.

f is a vector containing the total flow out of each node.

 v_0 is the vector of initial conditions.

Transient Analysis

The equation describing the network is differential and nonlinear, which makes it impossible to solve directly. There are a number of different approaches to solving this problem numerically. However, all approaches break time into increments and solve the nonlinear equations iteratively.

The simulator replaces the time derivative operator (dq/dt) with a discrete-time finite difference approximation. The simulation time interval is discretized and solved at individual time points along the interval. The simulator controls the interval between the time points to ensure the accuracy of the finite difference approximation. At each time point, the simulator solves iteratively a system of nonlinear algebraic equations. Like most circuit simulators, the Spectre simulator uses the Newton-Raphson method to solve this system.

Convergence

In Verilog-A, the behavioral description is evaluated iteratively until the Newton-Raphson method converges. (For a graphical representation of this process, see <u>"Simulator Flow"</u> on page 29.) On the first iteration, the signal values used in Verilog-A expressions are approximate and do not satisfy Kirchhoff's laws.

In fact, the initial values might not be reasonable; so you must write models that do something reasonable even when given unreasonable signal values.

Nodal Analysis

For example, if you compute the log or square root of a signal value, some signal values cause the arguments to these functions to become negative, even though a real-world system never exhibits negative values.

As the iteration progresses, the signal values approach the solution. Iteration continues until two convergence criteria are satisfied. The first criterion is that the proposed solution on this iteration, $v^{(j)}(t)$, must be close to the proposed solution on the previous iteration, $v^{(j-1)}(t)$, and

$$\left|v_n^{(j)} - v_n^{(j-1)}\right| < reltol\left(max\left(\left|v_n^{(j)}\right|, \left|v_n^{(j-1)}\right|\right)\right) + abstol$$

where reltol is the relative tolerance and abstol is the absolute tolerance.

reltol is set as a simulator option and typically has a value of 0.001. There can be many absolute tolerances, and which one is used depends on the resolved discipline of the net. You set absolute tolerances by specifying the abstol attribute for the natures you use. The absolute tolerance is important when v_n is converging to zero. Without abstol, the iteration never converges.

The second criterion ensures that Kirchhoff's Flow Law is satisfied:

$$\left| \sum_{n} f_{n}(v^{(j)}) \right| < reltol(max(\left| f^{i}_{n}(v^{(j)}) \right|)) + abstol$$

where $f_n^{i}(v^{(j)})$ is the flow exiting node n from branch i.

Both of these criteria specify the absolute tolerance to ensure that convergence is not precluded when v_n or $f_n(v)$ go to zero. While you can set the relative tolerance once in an options statement to work effectively on any node in the circuit, you must scale the absolute tolerance appropriately for the associated branches. Set the absolute tolerance to be the largest value that is negligible on all the branches with which it is associated.

The simulator uses absolute tolerance to get an idea of the scale of signals. Absolute tolerances are typically 1,000 to 1,000,000 times smaller than the largest typical value for signals of a particular quantity. For example, in a typical integrated circuit, the largest potential is about 5 volts; so the default absolute tolerance for voltage is 1 μ V. The largest current is about 1 mA; so the default absolute tolerance for current is 1 pA.

В

Analog Probes and Sources

This appendix describes what analog probes and sources are and gives some examples of using them. For information, see

- Probes on page 256
- Sources on page 257

For examples, see

- Linear Conductor on page 261
- Linear Resistor on page 261
- RLC Circuit on page 261
- Simple Implicit Diode on page 262

Analog Probes and Sources

Overview of Probes and Sources

A *probe* is a branch in which no value is assigned for either the potential or the flow, anywhere in the module. A *source* is a branch in which either the potential or the flow is assigned a value by a contribution statement somewhere in the module.

You might find it useful to describe component behavior as a network of probes and sources.

- It is sometimes easier to describe a component first as a network of probes and sources, and then use the rules presented here to map the network into a behavioral description.
- A complex behavioral description is sometimes easier to understand if it is converted into a network of probes and sources.

The probe and source interpretation provides the additional benefit of unambiguously defining what the response will be when you manipulate a signal.

Probes

A *flow probe* is a branch in which the flow is used in an expression somewhere in the module. A *potential probe* is a branch in which the potential is used. You must not measure both the potential and the flow of a probe branch.

The equivalent circuit model for a potential probe is

The branch flow of a potential probe is zero.

The equivalent circuit model for a flow probe is



The branch potential of a flow probe is zero.

A port branch, which is a special form of a flow probe, measures the flow into a port rather than across a branch. When a port is connected to numerous branches, using a port branch provides a quick way of summing the flow.

Analog Probes and Sources


Port Branches


You can declare a *port branch* by specifying a port node twice in a branch declaration. For example, module portex declares a port branch called portbranch.

The difference between a port branch and a simple port can be illustrated schematically as follows:

Simple port

Port branch





In the simple port, the two sides of the port are indistinguishable. In the port branch, the two terminals of the port, a' and a, are distinguishable, so that a flow probe can be implemented across them. Establishing a flow probe is all you can do with a port branch—you cannot set the flow, nor can you read or set the potential.

You can use a port branch to monitor the flow. In the following example, the simulator issues a warning if the current through the anode port branch becomes too large.


Sources

A *potential source* is a branch in which the potential is assigned a value by a contribution statement somewhere in the module. A *flow source* is a branch in which the flow is assigned a value. A branch cannot simultaneously be both a potential and a flow source, although it


Analog Probes and Sources

can switch between the two kinds. For additional information, see <u>"Switch Branches"</u> on page 259.

The circuit model for a potential source branch shows that you can obtain both the flow and the potential for a potential source branch.



Similarly, the circuit model for a flow source branch shows that you can obtain the flow and potential for a flow source branch.



With the flow and potential sources, you can model the four basic controlled sources, using node or branch declarations and contribution statements like those in the following code fragments.

The model for a voltage-controlled voltage source is

The model for a voltage-controlled current source is

Analog Probes and Sources

The model for a *current-controlled voltage source* is

```
branch (ps,ns) in, (p,n) out;
V(out) <+ A * I(in);</pre>
```

The model for a current-controlled current source is

```
branch (ps,ns) in, (p,n) out;
I(out) <+ A * I(in);</pre>
```

Unassigned Sources

If you do not assign a value to a branch, the branch flow, by default, is set to zero. In the following fragment, for example, when closed is true, V(p,n) is set to zero. When closed is false, the current I(p,n) is set to zero.

```
if (closed)
   V(p,n) <+ 0 ;
else
   I(p,n) <+ 0 ;</pre>
```

Alternatively, you could achieve the same result with

```
if (closed)
     V(p,n) <+ 0 ;</pre>
```

This code fragment also sets V(p,n) to zero when closed is true. When closed is false, the current is set to zero by default.


Switch Branches

Switch branches are branches that change from source potential branches into source flow branches, and vice versa. Switch branches are useful when you want to model ideal switches or mechanical stops.

To switch a branch to being a potential source, assign to its potential. To switch a branch to being a flow source, assign to its flow. The circuit model for a switch branch illustrates the

Analog Probes and Sources

effect, with the position of the switch dependent upon whether you assign to the potential or to the flow of the branch.



As an example of a switch branch, consider the module idealRelay.

```
module idealRelay (pout, nout, psense, nsense);
input psense, nsense;
output pout, nout;
electrical pout, nout, psense, nsense;
parameter real thresh = 2.5;
analog begin
   if (V(psense, nsense) > thresh)
       V(pout, nout) <+ 0.0; // Becomes potential source else
       I(pout, nout) <+ 0.0; // Becomes flow source end
endmodule</pre>
```

The simulator assumes that a discontinuity of order zero occurs whenever the branch switches; so you do not have to use the discontinuity function with switch branches. For more information about the discontinuity function, see <u>"Announcing Discontinuity"</u> on page 101.

Examples of Sources and Probes

The following examples illustrate how to construct models using sources and probes.

Analog Probes and Sources

Linear Conductor

The model for a linear conductor is

```
Module myconductor(p,n);
parameter real G=1;
electrical p,n;
branch (p,n) cond;
analog begin
   I(cond) <+ G * V(cond);
end
endmodule
```

The contribution to I(cond) makes cond a current (flow) source branch, and V(cond) accesses the potential probe built into the current source branch.

Linear Resistor

The model for a linear resistor is

```
module myresistor(p,n) ;
parameter real R=1 ;
electrical p,n;
branch (p,n) res ;
analog begin
   V(res) <+ R * I(res);
end
endmodule</pre>
```

The contribution to V(res) makes res a potential source branch. I(res) accesses the flow probe built into the potential source branch.

RLC Circuit

A series RLC circuit is formulated by summing the voltage across the three components.

$$v(t) = Ri(t) + L\frac{d}{dt}i(t) + \frac{1}{C}\int_{-\infty}^{t} i(\tau)d\tau$$

To describe the series RLC circuit with probes and sources, you might write

$$V(p,n) <+ R*I(p,n) + L*ddt(I(p,n)) + idt(I(p,n))/C;$$

A parallel RLC circuit is formulated by summing the currents through the three components.

Analog Probes and Sources

$$i(t) = \frac{v(t)}{R} + C\frac{d}{dt}v(t) + \frac{1}{L}\int_{-\infty}^{t} v(\tau)d\tau$$

To describe the parallel RLC circuit, you might code

$$I(p,n) \leftarrow V(p,n)/R + C*ddt(V(p,n)) + idt(V(p,n))/L$$
;

Simple Implicit Diode

This example illustrates a case where the model equation is implicit. The model equation is implicit because the current $\mathbb{I}(a,c)$ appears on both sides of the contribution operator. The equation specifies the current of the branch, making it a flow source branch. In addition, both the voltage and the current of the branch are used in the behavioral description.

$$I(a,c) <+ is * (limexp((V(a,c) - rs * I(a,c)) / Vt) - 1) ;$$

C

Standard Definitions

The following definitions are included in the ${\tt disciplines.vams}$ and ${\tt constants.vams}$ files, which are supplied with the Cadence Verilog A language. To see the contents of these files, go to

- <u>disciplines.vams File</u> on page 264
- constants.vams File on page 268

You can use these definitions as they are, change them, or override them. For example, to override the default value of the abstol attribute of the nature current, define CURRENT_ABSTOL before including the disciplines.vams file.

For information on how to include these definitions in your files, see <u>"Including Files at Compilation Time"</u> on page 172.

Standard Definitions

disciplines.vams File

```
`ifdef DISCIPLINES VAMS
`else
`define DISCIPLINES_VAMS 1
// Natures and Disciplines
//
discipline logic
    domain discrete;
enddiscipline
* Default absolute tolerances may be overridden by setting the
 * appropriate _ABSTOL prior to including this file
// Electrical
// Current in amperes
nature Current
              = "A";
   units
   access
             = I;
   idt nature = Charge;
`ifdef CURRENT_ABSTOL
   abstol = `CURRENT_ABSTOL;
`else
   abstol = 1e-12;
`endif
endnature
// Charge in coulombs
nature Charge
          = "coul";
= Q;
   units
   access
   ddt_nature = Current;
`ifdef CHARGE_ABSTOL
   abstol = `CHARGE_ABSTOL;
`else
   abstol = 1e-14;
`endif
endnature
// Potential in volts
nature Voltage
              = "V";
   units
              = V;
   access
   idt_nature = Flux;
`ifdef VOLTAGE_ABSTOL
   abstol = `VOLTAGE_ABSTOL;
`else
   abstol
             = 1e-6;
`endif
endnature
// Flux in Webers
nature Flux
             = "Wb";
   units
   access = Phi;
   ddt_nature = Voltage;
`ifdef FLUX_ABSTOL
   abstol = `FLUX_ABSTOL;
```

Standard Definitions

```
`else
    abstol
           = 1e-9;
`endif
endnature
// Conservative discipline
discipline electrical
    potential Voltage;
    flow
                 Current;
enddiscipline
// Signal flow disciplines
discipline voltage
   potential
                 Voltage;
enddiscipline
discipline current
   potential
                 Current;
enddiscipline
// Magnetic
// Magnetomotive force in Ampere-Turns.
nature Magneto_Motive_Force
            = "A*turn";
= MMF;
    units
    access
`ifdef MAGNETO_MOTIVE_FORCE_ABSTOL
             = `MAGNETO_MOTIVE_FORCE_ABSTOL;
`else
   abstol
             = 1e-12;
`endif
endnature
// Conservative discipline
discipline magnetic
   potential
                Magneto_Motive_Force;
    flow
                 Flux;
enddiscipline
// Thermal
// Temperature in Celsius
nature Temperature
            = "C";
= Temp;
   units
    access
`ifdef TEMPERATURE_ABSTOL
    abstol
             = `TEMPERATURE_ABSTOL;
`else
    abstol
             = 1e-4;
`endif
endnature
// Power in Watts
nature Power
              = "W";
   units
   access
              = Pwr;
`ifdef POWER_ABSTOL
             = `POWER ABSTOL;
    abstol
`else
    abstol
             = 1e-9;
`endif
endnature
```

Standard Definitions

```
// Conservative discipline
discipline thermal
    potential
                Temperature;
    flow
                 Power;
enddiscipline
// Kinematic
// Position in meters
nature Position
   units = "m";
access = Pos;
    ddt_nature = Velocity;
`ifdef POSITION_ABSTOL
             = `POSITION_ABSTOL;
    abstol
`else
    abstol
             = 1e-6;
`endif
endnature
// Velocity in meters per second
nature Velocity
            = "m/s";
= Vel;
    units
    access
    ddt_nature = Acceleration;
    idt_nature = Position;
`ifdef VELOCITY_ABSTOL
              = `VELOCITY ABSTOL;
    abstol
`else
    abstol = 1e-6;
`endif
endnature
// Acceleration in meters per second squared
nature Acceleration
           = "m/s^2";
    units
    access
             = Acc;
    ddt_nature = Impulse;
    idt_nature = Velocity;
`ifdef ACCELERATION_ABSTOL
    abstol = `ACCELERATION ABSTOL;
`else
    abstol = 1e-6;
`endif
endnature
// Impulse in meters per second cubed
nature Impulse
            = "m/s^3";
    units
             = Imp;
    access
    idt nature = Acceleration;
`ifdef IMPULSE_ABSTOL
    abstol = `IMPULSE_ABSTOL;
`else
    abstol = 1e-6;
`endif
endnature
// Force in newtons
nature Force
    units
               = "N";
            = F;
    access
`ifdef FORCE ABSTOL
```

Standard Definitions

```
abstol = `FORCE_ABSTOL;
`else
    abstol
             = 1e-6;
`endif
endnature
// Conservative disciplines
discipline kinematic
    potential
                Position;
    flow
                Force;
enddiscipline
discipline kinematic_v
    potential
                Velocity;
    flow
                Force;
enddiscipline
// Rotational
// Angle in radians
nature Angle
   units
               = "rads";
    access
              = Theta;
   ddt nature = Angular Velocity;
`ifdef ANGLE_ABSTOL
             = `ANGLE_ABSTOL;
    abstol
`else
   abstol
             = 1e-6;
`endif
endnature
// Angular Velocity in radians per second
nature Angular_Velocity
           = "rads/s";
= Omega;
    units
    access
   ddt_nature = Angular_Acceleration;
    idt_nature = Angle;
`ifdef ANGULAR_VELOCITY_ABSTOL
    abstol
             = `ANGULAR_VELOCITY_ABSTOL;
`else
   abstol
             = 1e-6;
`endif
endnature
// Angular acceleration in radians per second squared
nature Angular_Acceleration
           = "rads/s^2";
    units
             = Alpha;
    access
    idt_nature = Angular_Velocity;
`ifdef ANGULAR_ACCELERATION_ABSTOL
    abstol
             = `ANGULAR_ACCELERATION_ABSTOL;
 else
   abstol
              = 1e-6;
`endif
endnature
// Force in newtons
nature Angular_Force
   units = N*m'';
              = Tau;
    access
`ifdef ANGULAR_FORCE_ABSTOL
   abstol = `ANGULAR_FORCE_ABSTOL;
`else
             = 1e-6;
    abstol
```

Standard Definitions

```
`endif
endnature
// Conservative disciplines
discipline rotational
    potential
                 Angle;
                 Angular Force;
    flow
enddiscipline
discipline rotational_omega
    potential
                 Angular_Velocity;
                 Angular_Force;
    flow
enddiscipline
`endif
```

constants.vams File

```
// Mathematical and physical constants
`ifdef CONSTANTS_VAMS
`else
`define CONSTANTS VAMS 1
// M is a mathmatical constant
`define
          ΜЕ
                      2.7182818284590452354
`define
          M_LOG2E
                      1.4426950408889634074
`define
          M_LOG10E
                    0.43429448190325182765
`define
          M LN2
                      0.69314718055994530942
`define
        M LN10
                      2.30258509299404568402
                      3.14159265358979323846
`define
        M_PI
`define
          M_TWO_PI
                      6.28318530717958647652
`define
          M_PI_2
                      1.57079632679489661923
define
          M_PI_4
                      0.78539816339744830962
`define
          M_1_PI
                      0.31830988618379067154
          M_2_PI
`define
                      0.63661977236758134308
`define
          M_2_SQRTPI 1.12837916709551257390
`define
          M SQRT2
                      1.41421356237309504880
`define
          M SQRT1 2 0.70710678118654752440
// P_ is a physical constant
// charge of electron in coulombs
define
                      1.6021918e-19
          P_Q
// speed of light in vacuum in meters/sec
`define
           PС
                      2.997924562e8
// Boltzmann's constant in joules/kelvin
                      1.3806226e-23
define
          PΚ
// Planck's constant in joules*sec
`define
                      6.6260755e-34
           P_H
// permittivity of vacuum in farads/meter
           P EPSO
                      8.85418792394420013968e-12
define
// permeability of vacuum in henrys/meter
          P UO
                      (4.0e-7 * M PI)
`define
// zero celsius in kelvin
          P CELSIUS0 273.15
`define
`endif
```

D

Sample Model Library

This appendix discusses the Sample Model Library, which is included with this product. The library contains the following types of components:

- Analog Components on page 271
- Basic Components on page 288
- Control Components on page 296
- Logic Components on page 304
- Electromagnetic Components on page 324
- Functional Blocks on page 327
- Magnetic Components on page 351
- Mathematical Components on page 355
- Measure Components on page 372
- Mechanical Systems on page 392
- Mixed-Signal Components on page 399
- Power Electronics Components on page 408
- Semiconductor Components on page 411
- <u>Telecommunications Components</u> on page 419

You can use these models as they are, you can copy them and modify them to create new parts, or you can use them as examples. The models are in the following directory in the software hierarchy:

```
your_install_dir/tools/dfII/samples/artist/spectreHDL/Verilog-A
```

Refer to the README file in this directory for a list of the files containing the models. The filenames have the suffix .va. For example, the model for the switch is located in sw.va. Each model has an associated test circuit that can be used to simulate the model.

Sample Model Library

These models are also integrated into a Cadence[®] design framework II library, complete with symbols and Component Description Formats (CDFs). If you are using the Cadence analog design environment, you can access these models by adding the following library to your library path:

your_install_dir/tools/dfII/samples/artist/ahdlLib

This appendix provides a list of the parts and functions in the sample library. They are grouped according to application.

In the terminal description and parameter descriptions, the letters between the square brackets, such as [V,A] and [V], refer to the units associated with the terminal or parameter. V means volts, A means amps. (val, flow) means that any units can be used.

Sample Model Library

Analog Components

Analog Multiplexer

Terminals

vin1, vin2: [V,A]

vsel: selection voltage [V,A]

vout: [V,A]

Description

When vsel > vth, the output voltage follows vin1.

When vsel < vth, the output voltage follows vin2.

Instance Parameters

vth = 1->0 threshold voltage for the selection line [V]

Sample Model Library

Current Deadband Amplifier

Terminals

iin_p, iin_n: differential input current terminals [V,A]

iout: output current terminal [V,A]

Description

Outputs ileak when differential input current (iin_p - iin_n) is between idead_low and idead_high. When outside the deadband, the output current is an amplified version of the differential input current plus ileak.

Instance Parameters

```
idead_low = lower range of dead band [A]
idead_high = upper range of dead band [A]
ileak = offset current; only output in deadband [A]
gain_low = differential current gain in lower region []
gain_high = differential current gain in lower region []
```

Sample Model Library

Hard Current Clamp

Terminals

vin: input terminal [V,A]

vout: output terminal [V,A]

vgnd: gnd terminal [V,A]

Description

Hard limits output current to between iclamp_upper and iclamp_lower of the input current.

Instance Parameters

iclamp_upper = upper clamping current [A]

iclamp_lower = lower clamping current [A]

Sample Model Library

Hard Voltage Clamp

Terminals

vin: input terminal [V,A]

vout: output terminal [V,A]

vgnd: gnd terminal [V,A]

Description

vout- vgnd hard clamped/limited to between vclamp_upper and vclamp_lower of vinvgnd.

Instance Parameters

vclamp_upper = upper clamping voltage [A]

vclamp_lower = lower clamping voltage [A]

Sample Model Library

Open Circuit Fault

Terminals

vp, vn: output terminals [V,A]

Description

At time=twait, the connection between the two terminals is opened. Before this, the connection between the terminals is closed.

Instance Parameters

twait = time to wait before open fault happens [s]

Sample Model Library

Operational Amplifier

Terminals

vin_p, vin_n: differential input voltage [V,A]

vout: output voltage [V,A]

vref: reference voltage [V,A]

vspply_p: positive supply voltage [V,A]

vspply_n: negative supply voltage [V,A]

Instance Parameters

```
gain = gain []
```

freq_unitygain = unity gain frequency [Hz]

rin = input resistance [Ohms]

vin_offset = input offset voltage referred to negative [V]

ibias = input current [A]

iin_max = maximum current [A]

rsrc = source resistance [Ohms]

rout = output resistance [Ohms]

vsoft = soft output limiting value [V]

Sample Model Library

Constant Power Sink

Terminals

vp, vn: terminals [V,A]

Description

Normally power watts of power is sunk. If the absolute value of vp - vn is above vabsmin, a faction of the power is sunk. The fraction is the ratio of vp - vn to vabsmin.

Instance Parameters

power = power sunk [Watts]

vabsmin = absolute value of minimum input voltage [V]

Sample Model Library

Short Circuit Fault

Terminals

vp, vn: output terminals [V,A]

Description

At time=twait, the two terminals short. Before this, the connection between the terminals is open.

Instance Parameters

twait = time to wait before short circuit occurs [s]

Sample Model Library

Soft Current Clamp

Terminals

vin: input terminal [V,A]

vout: output terminal [V,A]

vgnd: gnd terminal [V,A]

Description

Limits output current to between iclamp_upper and iclamp_lower of the input current.

The limiting starts working once the input current gets near iclamp_lower or iclamp_upper. The clamping acts exponentially to ensure smoothness.

The fraction of the range (iclamp_lower, iclamp_upper) over which the exponential clamping action occurs is exp_frac.

Excess current coming from vin is routed to vgnd.

Instance Parameters

```
iclamp_upper = upper clamping current [A]
```

iclamp_lower = lower clamping current [A]

exp_frac = fraction of iclamp range from iclamp_upper and iclamp_lower at which
exponential clamping starts to have an effect []

Sample Model Library

Soft Voltage Clamp

Terminals

vin: input terminal [V,A]

vout: output terminal [V,A]

vgnd: gnd terminal [V,A]

Description

vout- vgnd clamped/limited to between vclamp_upper and vclamp_lower of vin vgnd.

The limiting starts working once the input voltage gets near vclamp_lower or vclamp_upper. The clamping acts exponentially to ensure smoothness.

The fraction of the range (vclamp_lower, vclamp_upper) over which the exponential clamping action occurs is exp_frac.

Instance Parameters

```
vclamp_upper = upper clamping voltage [A]
```

vclamp_lower = lower clamping voltage [A]

exp_frac = fraction of vclamp range from vclamp_upper and vclamp_lower at which
exponential clamping starts to have an effect []

Sample Model Library

Self-Tuning Resistor

Terminals

vp, vn: terminals [V,A]

vtune: the voltage that is being tuned [V,A]

verr: the error in vtune [V,A]

Description

This element operates in four distinct phases:

- 1. It waits for tsettle seconds with the resistance between vp and vn set to rinit.
- 2. For tdir_check seconds, it attempts to tune the error away by increasing the resistance in proportion to the size of the error.
- 3. It waits for tsettle seconds with the resistance between vp and vn set to rinit.
- 4. For tdir_check seconds, it attempts to tune the error away by decreasing the resistance in proportion to the error.
- 5. Based on the results of (2) and (4), it selects which direction is better to tune in and tunes as best it can using integral action. For certain systems, this might lead to unstable behavior.

Note: Select tsettle to be greater than the largest system time constant. Select rgain so that the positive feedback is not excessive during the direction sensing phases. Select tdir_check so that the system has enough time to react but not so big that the resistance drifts too far from rinit. It is better if it can be arranged that verr does not change sign during tuning.

Instance Parameters

rmax = maximum resistance that tuning res can have [Ohms]

rmin = minimum resistance that tuning res can have [Ohms]

rinit = initial resistance [Ohms]

rgain = gain of integral tuning action [Ohms/(Vs)]

Sample Model Library

vtune_set = value that vtune must be tuned to [V]

tsettle = amount of time to wait before tuning begins [s]

tdir_check = amount of time to spend checking each tuning direction [s]

Sample Model Library

Untrimmed Capacitor

Terminals

vp, vn: terminals [V,A]

Description

Each instance has a randomly generated value of capacitance, which is calculated at initialization. The distribution of these random values is gaussian (that is, normal) with a c_mean and a standard deviation of c_std.

Two seeds are needed to generate the gaussian distribution.

Instance Parameters

c_mean = mean capacitance [Ohms]

c_dev = standard deviation of capacitance [Ohms]

seed1 = first seed value for randomly generating capacitance values []

seed2 = second seed value for randomly generating capacitance values []

show_val = option to print the value of capacitance to stdout

Sample Model Library

Untrimmed Inductor

Terminals

vp, vn: terminals [V,A]

Description

Each instance has a randomly generated value of inductance, which is calculated at initialization. The distribution of these random values is gaussian (that is, normal) with an 1_mean and a standard deviation of 1_std.

Two seeds are needed to generate the gaussian distribution.

Instance Parameters

1_mean = mean inductance [Ohms]

1_dev = standard deviation of inductance [Ohms]

seed1 = first seed value for randomly generating inductance values []

seed2 = second seed value for randomly generating inductance values []

show_val = option to print the value of inductance to stdout

Sample Model Library

Untrimmed Resistor

Terminals

vp, vn: terminals [V,A]

Description

Each instance has a randomly generated value of resistance, which is calculated at initialization. The distribution of these random values is gaussian (that is, normal) with an r_{mean} and a standard deviation of r_{std} .

Two seeds are needed to generate the gaussian distribution.

Instance Parameters

r_mean = mean resistance [Ohms]

r_dev = standard deviation of resistance [Ohms]

seed1 = first seed value for randomly generating resistance values []

seed2 = second seed value for randomly generating resistance values []

show_val = option to print the value of resistance to stdout

Sample Model Library

Voltage Deadband Amplifier

Terminals

vin_p, vin_n: differential input voltage terminals [V,A]

vout: output voltage terminal [V,A]

Description

Outputs vleak when differential input voltage (vin_p-vin_n) is between vdead_low and vdead_high. When outside the deadband, the output voltage is an amplified version of the differential input voltage plus vleak.

Instance Parameters

vdead_low = lower range of dead band [V]
vdead_high = upper range of dead band [V]
vleak = offset voltage; only output in deadband [V]
gain_low = differential voltage gain in lower region []
gain_high = differential voltage gain in upper region []

Sample Model Library

Voltage-Controlled Variable-Gain Amplifier

Terminals

vin_p, vin_n: differential input terminals [V,A]

vctrl_p, vctrl_n: differential-controlling voltage terminals [V,A]

vout: [V,A]

Description

When there is no input offset voltage, the output is vout = gain_const * (vctrl_p - vctrl_n) * (vin_p - vin_n) + (vout_high + vout_low)/2.

When there is an input offset voltage, vin_offset is subtracted from (vin_p - vin_n).

Instance Parameters

```
gain_const = amplifier gain when (vctrl_p - vctrl_n) = 1 volt []
vout_high = upper output limit [V]
vout_low = lower output limit [V]
vin_offset = input offset [V]
```

Sample Model Library

Basic Components

Resistor

Terminals

vp, vn: terminals (V,A)

Instance Parameters

r = resistance (Ohms)

Sample Model Library

Capacitor

Terminals

vp, vn: terminals (V,A)

Instance Parameters

c = capacitance (F)

Sample Model Library

Inductor

Terminals

vp, vn: terminals (V,A)

Instance Parameters

1 = inductance (H)

Sample Model Library

Voltage-Controlled Voltage Source

Terminals

vout_p, vout_n: controlled voltage terminals [V,A]

vin_p, vin_n: controlling voltage terminals [V,A]

Instance Parameters

gain = voltage gain []

Sample Model Library

Current-Controlled Voltage Source

Terminals

vout_p, vout_n: controlled voltage terminals [V,A]

iin_p, iin_n: controlling current terminals [V,A]

Instance Parameters

rm = resistance multiplier (V to I gain) [Ohms]

Sample Model Library

Voltage-Controlled Current Source

Terminals

iout_p, iout_n: controlled current source terminals [V,A]

vin_p, vin_n: controlling voltage terminals [V,A]

Instance Parameters

gm = conductance multiplier (V to I gain) [Mhos]

Sample Model Library

Current-Controlled Current Source

Terminals

iout_p, iout_n: controlled current terminals [V,A]

iin_p, iin_n: controlling current terminals [V,A]

Instance Parameters

gain = current gain []

Sample Model Library

Switch

Terminals

vp, vn: output terminals [V,A]

vctrlp, vctrln: control terminals [V,A]

Description

If (vctrlp - vctrln > vth), the branch between vp and vn is shorted. Otherwise, the branch between vp and vn is opened.

Instance Parameters

vth = threshold voltage [V]

Sample Model Library

Control Components

Error Calculation Block

Terminals

sigset: setpoint signal (val, flow)

sigact: actual value signal (val, flow)

sigerr: error: difference between signals (val, flow)

Description

sigerr = sigset - sigact

Note: Defining larger values of abstol and huge for the quantities associated with sigin and sigout can help overcome convergence and clipping problems.

Instance Parameters

Sample Model Library

Lag Compensator

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

$$TF = gain \times alpha \times \frac{1 + tau \times S}{1 + alpha \times tau \times S}$$

Note: Defining larger values of abstol and huge for the quantities associated with sigin and sigout can help overcome convergence and clipping problems.

Instance Parameters

gain = compensator gain []

tau = compensator zero at -(1/tau) [s]

alpha = compensator pole at -(1/(alpha*tau)); alpha > 1 []

Sample Model Library

Lead Compensator

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

$$TF = gain \times alpha \times \frac{1 + tau \times S}{1 + alpha \times tau \times S}$$

Note: Defining larger values of abstol and huge for the quantities associated with sigin and sigout can help overcome convergence and clipping problems.

Instance Parameters

gain = compensator gain []

tau = compensator zero at -(1/tau) [s]

alpha = compensator pole at -(1/(alpha*tau)); alpha < 1[]

Sample Model Library

Lead-Lag Compensator

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

$$TF =$$

$$gain \times alpha1 \times \frac{1 + tau1 \times S}{1 + alpha1 \times tau1 \times S} \times alpha2 \times \frac{1 + tau2 \times S}{1 + alpha2 \times tau2 \times S}$$

Defining larger values of abstol and huge for the quantities associated with sigin and sigout can help overcome convergence and clipping problems.

Instance Parameters

```
gain = compensator gain []
tau1 = compensator zero at -(1/tau1) [s]
alpha1 = compensator pole at -(1/(alpha*tau1)); alpha1 > 1 []
tau2 = compensator zero at -(1/tau2) [s]
alpha2 = compensator pole at -(1/(alpha*tau2)); alpha2 < 1 []</pre>
```

Sample Model Library

Proportional Controller

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

sigout = kp*sigin

Note: Defining larger values of abstol and huge for the quantities associated with sigin and sigout can help overcome convergence and clipping problems.

Instance Parameters

kp = proportional gain []

Sample Model Library

Proportional Derivative Controller

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

```
sigout = kp*sigin + kd* dot (sigin)
```

Note: Defining larger values of abstol and huge for the quantities associated with sigin and sigout can help overcome convergence and clipping problems.

Instance Parameters

kp = proportional gain []

kd = differential gain []

Sample Model Library

Proportional Integral Controller

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

This model is a proportional, integral, and derivative controller.

```
sigout = kp * sigin + ki * integ (sigin) + kd* dot (sigin)
```

Note: Defining larger values of abstol and huge for the quantities associated with sigin and sigout can help overcome convergence and clipping problems.

Instance Parameters

kp = proportional gain []

ki = integral gain []

Sample Model Library

Proportional Integral Derivative Controller

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

```
sigout = kp * sigin + ki * integ (sigin) + kd* dot (sigin)
```

Note: Defining larger values of abstol and huge for the quantities associated with sigin and sigout can help overcome convergence and clipping problems.

Instance Parameters

kp = proportional gain []

ki = integral gain []

kd = differential gain []

Sample Model Library

Logic Components

AND Gate

Terminals

vin1, vin2: [V,A]

vout: [V,A]

Instance Parameters

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for low [V]

vtrans = voltages above this at input are considered high [V]

Sample Model Library

NAND Gate

Terminals

vin1, vin2: [V,A]

vout: [V,A]

Instance Parameters

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for high [V]

vtrans = voltages above this at input are considered high [V]

Sample Model Library

OR Gate

Terminals

vin1, vin2: [V,A]

vout: [V,A]

Instance Parameters

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for high [V]

vtrans = voltages above this at input are considered high [V]

Sample Model Library

NOT Gate

Terminals

vin: [V,A]

vout: [V,A]

Instance Parameters

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for high [V]

vtrans = voltages above this at input are considered high [V]

Sample Model Library

NOR Gate

Terminals

vin1, vin2: [V,A]

vout: [V,A]

Instance Parameters

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for high [V]

vtrans = voltages above this at input are considered high [V]

Sample Model Library

XOR Gate

Terminals

vin1, vin2: [V,A]

vout: [V,A]

Instance Parameters

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for high [V]

vtrans = voltages above this at input are considered high [V]

Sample Model Library

XNOR Gate

Terminals

vin1, vin2: [V,A]

vout: [V,A]

Instance Parameters

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for high [V]

vtrans = voltages above this at input are considered high [V]

Sample Model Library

D-Type Flip-Flop

Terminals

vin_d: [V,A]

vclk: [V,A]

out_q, vout_qbar: [V,A]

Description

Triggered on the rising edge.

Instance Parameters

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for low [V]

vtrans = voltages above this at input are considered high [V]

vtrans_clk = transition voltage of clock [V]

Sample Model Library

Clocked JK Flip-Flop

Terminals

vin_j: [V,A]

vin_k: [V,A]

vclk: [V,A]

vout_q: [V,A]

vout_qbar: [V,A]

Description

Triggered on the rising edge.

Logic Table

J	K	Q	Q'
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Instance Parameters

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for low [V]

vtrans = voltages above this at input are considered high [V]

Sample Model Library

Sample Model Library

JK-Type Flip-Flop

Terminals

vin_j, vin_k: inputs

vout_q, vout_qbar: outputs

Description

Triggered on the rising edge.

Logic Table

J	K	Q	Q(t+e)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Instance Parameters

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for low [V]

vtrans = voltages above this at input are considered high [V]

Sample Model Library

Level Shifter

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

sigout = sigin added to sigshift.

Instance Parameters

sigshift = level shift (val)

Sample Model Library

RS-Type Flip-Flop

Terminals

vin_s: [V,A]

vin_r: [V,A]

vout_q, vout_qbar: [V,A]

Logic Table

S(t)	R(t)	Q(t)	Q(t+e)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	Χ
1	1	1	Χ

Instance Parameters

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for low [V]

vtrans = voltages above this at input are considered high [V]

Sample Model Library

Trigger-Type (Toggle-Type) Flip-Flop

Terminals

vtrig: trigger [V,A]

vout_q, vout_qbar: outputs [V,A]

Description

Triggered on the rising edge.

Logic Table

Т	Q	Q(t+e)
0	0	0
0	1	1
1	0	1
1	1	0

Instance Parameters

initial_state = the initial state/output of the flip-flop []

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for low [V]

vtrans = voltages above this at input are considered high [V]

Sample Model Library

Half Adder

Terminals

vin1, vin2: bits to be added [V,A]

vout_sum: vout_sum out [V,A]

vout_carry: carry out [V,A]

Instance Parameters

vlogic_high = logic high value [V]

vlogic_low = logic low value [V]

vtrans = threshold for inputs to be high [V]

Sample Model Library

Full Adder

Terminals

vin1, vin2: bits to be added [V,A]

vin_carry: carry in [V,A]

vout_sum: sum out [V,A]

vout_carry: carry out [V,A]

Instance Parameters

vlogic_high = logic high value [V]

vlogic_low = logic low value [V]

vtrans = threshold for inputs to be high [V]

Sample Model Library

Half Subtractor

Terminals

vin1, vin2: inputs [V,A]

vout_diff: difference out [V,A]

vout_borrow: borrow out [V,A]

Formula

vin1 - vin2 = vout_diff and borrow

Truth Table

in1	in2	diff	borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Instance Parameters

vlogic_high = logic high value [V]

vlogic_low = logic low value [V]

vtrans = threshold for inputs to be high [V]

Sample Model Library

Full Subtractor

Terminals

vin1, vin2: inputs [V,A]

vin_borrow: borrow in [V,A]

vout_diff: difference out [V,A]

vout_borrow: borrow out [V,A]

Truth Table

in1	in2	bin	bout	doff
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Instance Parameters

vlogic_high = logic high value [V]

vlogic_low = logic low value [V]

vtrans = threshold for inputs to be high [V]

Sample Model Library

Parallel Register, 8-Bit

Terminals

vin_d0..vin_d7: input data lines [V,A]

vout_d0..vout_d7: output data lines [V,A]

venable: enable line [V,A]

Description

Input occurs on the rising edge of venable.

Instance Parameters

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for low [V]

vtrans = voltages above this at input are considered high [V]

Sample Model Library

Serial Register, 8-Bit

Terminals

vin_d: input data lines [V,A]

vout_d: output data lines [V,A]

vclk: enable line [V,A]

Description

Input occurs on the rising edge of vclk.

Instance Parameters

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for low [V]

vtrans = voltages above this at input are considered high [V]

Sample Model Library

Electromagnetic Components

DC Motor

Terminals

vp: positive terminal [V,A]

vn: negative terminal [V,A]

pos_shaft: motor shaft [rad,Nm]

Description

This is a model of a DC motor driving a shaft.

Instance Parameters

km = motor constant [Vs/rad]

kf = flux constant [Nm/A]

j = inertia factor [Nms²/rad]

d = drag (friction) [Nms/rad]

rm = motor resistance [Ohms]

lm = motor inductance [H]

Sample Model Library

Electromagnetic Relay

Terminals

vopen: normally opened terminal [V,A]

vcomm: common terminal [V,A]

vclosed: normally closed terminal [V,A]

vctrl_n: negative control signal [V,A]

vctrl_p: positive control signal [V,A]

Description

This is a model of a voltage-controlled single-pole, double-throw switch. When the voltage differential between vctrl_p and vctrl_n exceeds vtrig, the normally open branch is shorted (closed). Otherwise, the normally open branch stays open. If the open branch is already closed and the voltage differential between vctrl_p and vctrl_n falls below vrelease, the normally open branch is opened.

Instance Parameters

vtrig = input value to close relay [V]

vrelease = input value to open relay [V]

Sample Model Library

Three-Phase Motor

Terminals

vp1, vn1: phase 1 terminals [V,A]

vp2, vn2: phase 2 terminals [V,A]

vp3, vn3: phase 3 terminals [V,A]

pos: position of shaft [rad,Nm]

shaft: speed of shaft [rad/s,Nm]

com: rotational reference point [rad/s,Nm]

Instance Parameters

km = motor constant [Vs/rad]

kf = flux constant [Nm/A]

j = inertia factor [Nms^2/rad]

d = drag (friction) [Nms/rad]

rm = motor resistance [Ohms]

lm = motor inductance [H]

Sample Model Library

Functional Blocks

Amplifier

Terminals

sigin: input (val, flow)

sigout: output (val, flow)

Instance Parameters

gain = gain between input and output []

sigin_offset = subtracted from sigin before amplification (val)

Sample Model Library

Comparator

Terminals

sigin: (val, flow)

sigref: reference to which sigin is compared (val, flow)

sigout: comparator output (val, flow)

Description

Compares (sigin-sigin_offset) to sigref—the output is related to their difference by a tanh relationship.

If the difference >>> sigref, sigout is sigout_high.

If the difference = sigref, sigout is (sigout_high + sigout_low)/2.

If the difference <<< sigref, sigout is sigout_low.

Intermediate points are fitting to a tanh scaled by comp_slope.

```
sigout_high = maximum output of the comparator (val)
sigout_low = minimum output of the comparator (val)
sigin_offset = subtracted from sigin before comparison to sigref (val)
comp_slope = determines the sensitivity of the comparator []
```

Sample Model Library

Controlled Integrator

Terminals

sigin: (val, flow)

sigout: (val, flow)

sigctrl: (val, flow)

Description

Integration occurs while sigctrl is above sigctrl_trans.

```
sigout0 = initial sigout value (val)
gain = gain []
sigctrl_trans = if sigcntl is above this, integration occurs (val)
```

Sample Model Library

Deadband

Terminals

sigin: input (val, flow)

sigout: output (val, flow)

Description

Deadband region is when sigin is between sigin_dead_high and sigin_dead_low. sigout is zero in the deadband region. Above the deadband, the output is sigin - sigin_dead_high. Below the deadband, the output is sigin_dead_low.

Instance Parameters

sigin_dead_high = upper deadband limit (val)

sigin_dead_low = lower deadband limit (val)

Sample Model Library

Deadband Differential Amplifier

Terminals

sigin_p, sigin_n: differential input terminals (val, flow)

sigout: output terminal (val, flow)

Description

Outputs sigout_leak when differential input (sigin_p-sigin_n) is between sigin_dead_low and sigin_dead_high. When outside the deadband, the output is an amplified version of the differential input plus sigout_leak.

```
sigin_dead_low = lower range of dead band (val)
sigin_dead_high = upper range of dead band (val)
sigout_leak = offset signal; only output in deadband (val)
gain_low = differential gain in lower region []
gain_high = differential gain in upper region []
```

Sample Model Library

Differential Amplifier (Opamp)

Terminals

sigin_p, sigin_n: (val, flow)

sigout: (val, flow)

Description

sig_out is gain times the adjusted input differential signal. The adjusted input differential signal is the differential input minus sigin_offset.

Instance Parameters

gain = amplifier differential gain (val)

sigin_offset = input offset (val)

Sample Model Library

Differential Signal Driver

Terminals

```
sigin_p, sigin_n: differential input signals (val, flow)
sigout_p, sigout_n: differential output signals (val, flow)
sigref: differential outputs are with reference to this node (val, flow)
```

Description

Amplifies its differential pair of input by an amount gain, producing a differential pair of output signals. The output differential signals appear symmetrically about sigref.

```
gain = diffdriver gain []
```

Sample Model Library

Differentiator

Terminals

sigin: (val, flow)

sigout: (val, flow)

Instance Parameters

gain **=**[]

Sample Model Library

Flow-to-Value Converter

Terminals

sigin_p, sigin_n: [V,A]

sigout_p, sigout_n: [V,A]

Description

val(sigout_p, sigout_n) = flow(sigin_p, sigin_n)

Instance Parameters

gain = flow to val gain

Sample Model Library

Rectangular Hysteresis

Terminals

sigin: (flow, val) sigout: (flow, val)

```
hyst_state_init = the initial output []
sigout_high = maximum input/output (val)
sigout_low = minimum input/output (val)
sigtrig_low = the sigin value that will cause sigout to go low when sigout is high (val)
sigtrig_high = the sigin value that will cause sigout to go high when sigout is low (val)
tdel, trise, tfall = {usual} [s]
```

Sample Model Library

Integrator

Terminals

sigin: (val, flow)

sigout: (val, flow)

Instance Parameters

sigout0 = initial sigout value (val)

gain = []

Sample Model Library

Level Shifter

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

sigout = sigin added to sigshift.

Instance Parameters

sigshift = level shift (val)

Sample Model Library

Limiting Differential Amplifier

Terminals

sigin_p, sigin_n: (val, flow)
sigout: (val, flow)

Description

Has limited output swing. sigout is gain times the adjusted differential input signal about (sigout_high + sigout_low)/2. The adjusted differential input signal is the differential input signal minus sigin_offset.

```
sigout_high = upper amplifier output limit (val)
sigout_low = lower amplifier output limit (val)
gain = amplifier gain within the limits []
sigin_offset = input offset (val)
```

Sample Model Library

Logarithmic Amplifier

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

sigout is gain times the natural log of the absolute value of the adjusted input. The adjusted input is sigin minus sigin_offset unless the absolute value of the this is less than min_sigin. In this case, min_sigin is used as the adjusted input.

```
min_sigin = absolute value of minimum acceptable sigin (val)
gain = (val)
sigin_offset = input offset (val)
```

Sample Model Library

Multiplexer

Terminals

sigin1, sigin2, sigin3: signals to be multiplexed (val, flow)

cntrlp, cntrlm: differential-controlling signal (val, flow)

sigout: (val, flow)

Description

If the differential-controlling signal is below sigth_high, sigout is sigin1. If the differential-controlling signal is above sigth_low, sigout is sigin3. In between these two thresholds, sigout = sigin2.

Instance Parameters

sigth_high = high threshold value (val)

sigth_low = low threshold value (val)

Sample Model Library

90-Degree Phase Shift

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

The output is the input shifted by 90 degrees and multiplied by gain.



To work correctly, the input must be sinusoidal with no DC component.

Instance Parameters

gain = gain of signal when phase-shifting (val)

 $sigin_freq$ = an estimate of the frequency of sigin to help internal scaling in the model [Hz]

Sample Model Library

Quantizer

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

This model quantizes input with unity gain.

```
nlevel = number of levels to quantize to []
round = if yes, go to nearest q-level, otherwise go to nearest q-level below []
sigout_high = maximum input/output (val)
sigout_low = minimum input/output (val)
tdel, trise, tfall = {usual} [s]
```

Sample Model Library

Repeater

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

From 0 to period, sigout = sigin. After this, sigout is a periodic repetition of what sigin was between 0 and period.

Instance Parameters

period = period of repeated waveform (val)

Sample Model Library

Saturating Integrator

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

The output is the limited integral of the input. The limits are sigout_max, sigin_min. sigout0 must lie between sigout_max and sigin_min.

```
sigout0 = initial sigout value (val)
gain = []
sigout_max = maximum signal out (val)
sigout_min = minimum signal out (val)
```

Sample Model Library

Swept Sinusoidal Source

Terminals

```
sigout_p, sigout_n: output (val, flow)
```

Description

The instantaneous frequency of the output is sweep_rate * time plus start_freq.

```
start_freq = start frequency [Hz]
sweep_rate = rate of increase in frequency [Hz/s]
amp = amplitude of output sinusoid (val)
points_per_cycle = number of points in a cycle of the output []
```

Sample Model Library

Three-Phase Source

Terminals

vouta: A-phase terminal [V,A]

voutb: B-phase terminal [V,A]

voutc: C-phase terminal [V,A]

vout_star: star terminal [V,A]

Instance Parameters

amp = phase-to-phase voltage amplitude [V]

freq = output frequency [Hz]

Sample Model Library

Value-to-Flow Converter

Terminals

sigin_p, sigin_n: [V,A]

sigout_p, sigout_n: [V,A]

Description

flow(sigout_p, sigout_n) = val(sigin_p, sigin_n)

Instance Parameters

gain = value-to-flow gain []

Sample Model Library

Variable Frequency Sinusoidal Source

Terminals

sigin: frequency-controlling signal (val, flow)

sigout: (val, flow)

Description

Outputs a variable frequency sinusoidal signal. Its instantaneous frequency is (center_freq + freq_gain * sigin) [Hz]

Instance Parameters

amp = amplitude of the output signal (val)

center_freq = center frequency of oscillation frequency when sigin = 0 [Hz]

freq_gain = oscillator conversion gain (Hz/val)

Sample Model Library

Variable-Gain Differential Amplifier

Terminals

```
sigin_p, sigin_n: differential input terminals (val, flow)
sigctrl_p, sigctrl_n: differential-controlling terminals (val, flow)
sigout: (val, flow)
```

Description

sigout is the product of gain_const, (sigctrl_p - sigctrl_n), and the adjusted input differential signal added to (sigout_high + sigout_low)/2. The adjusted input differential signal is the input differential signal minus sigin_offset.

```
gain_const = amplifier gain when (sigctrl_p - sigctrl_n) = 1 unit []
sigout_high = upper output limit (val)
sigout_low = lower output limit (val)
sigin_offset = input offset (val)
```

Sample Model Library

Magnetic Components

Magnetic Core

Terminals

mp: positive MMF terminal [A,Wb]

mn: negative MMF terminal [A,Wb]

Description

This is a Jiles/Atherton magnetic core model.

Instance Parameters

len = effective magnetic length of core [m]

area = magnetic cross-section area of core [m²]

ms = saturation magnetization

gamma = shaping coefficient

k = bulk coupling coefficient

alpha = interdomain coupling coefficient

c = coefficient for reversible magnetization

Sample Model Library

Magnetic Gap

Terminals

mp: positive MMF terminal [A,Wb]

mn: negative MMF terminal [A,Wb]

Description

This is a Jiles/Atherton magnetic gap model.

This model is analogous to a linear resistor in an electrical system.

Instance Parameters

len = effective magnetic length of gap [m]

area = magnetic cross-section area of gap [m²]

Sample Model Library

Magnetic Winding

Terminals

vp: positive voltage terminal [V,A]

vn: negative voltage terminal [V,A]

mp: positive MMF terminal [A,Wb]

mn: negative MMF terminal [A,Wb]

Description

This is a Jiles/Atherton winding model.

Instance Parameters

num_turns = number of turns []

rturn = winding resistance per turn [Ohms]

Sample Model Library

Two-Phase Transformer

Terminals

vp_1, vn_1: [V,A]

vp_2, vn_2: [V,A]

Description

This is structural transformer model implemented using Jiles/Atherton core and winding primitives

Instance Parameters

turns1 = number of turns in the first winding []

turns1 = number of turns in the second winding []

rwinding1 = resistance per turn of first winding [Ohms]

rwinding2 = resistance per turn of second winding [Ohms]

len = length of the transformer core [m]

area = area of the transformer core $[m^2]$

ms = saturation magnetization

gamma = shaping coefficient

k = bulk coupling coefficient

alpha = interdomain coupling coefficient

c = coefficient for reversible magnetization

Sample Model Library

Mathematical Components

Absolute Value

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

sigout is the absolute value of sigin.

Instance Parameters

None.

Sample Model Library

Adder

Terminals

sigin1, sigin2: (val, flow)

sigout: (val, flow)

Description

This model adds two node values.

Instance Parameters

k1 = gain of sigin1 []

k2 = gain of sigin2 []

Sample Model Library

Adder, 4 Numbers

Terminals

sigin1, sigin2, sigin3, sigin4: (val, flow)

sigout: (val, flow)

Description

sigout = gain1*sigin1 + gain2*sigin2 +gain3*sigin3 + gain4*sigin4

Instance Parameters

gain1 = gain for sigin1 []

gain2 = gain for sigin2 []

gain3 = gain for sigin3 []

gain4 = gain for sigin4 []

Sample Model Library

Cube

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

sigout is the cube of the sigin.

Instance Parameters

None.

Sample Model Library

Cubic Root

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

sigout is the cubic root of sigin.

Instance Parameters

epsilon = small number added to sigin to ensure not getting pow(0,0.3333..), because pow() is implemented using logs (val)

Sample Model Library

Divider

Terminals

signumer: numerator (val, flow)

sigdenom: denominator (val, flow)

sigout: (val, flow)

Description

sigout is gain multiplied by signumer divided by sigdenom unless the absolute value of sigdenom is less than min_sigdenom. In that case, signumer is divided by min_sigdenom instead and multiplied by the sign of the sigdenom.

Instance Parameters

gain = divider gain []

min_sigdenom = minimum denominator (val)

Sample Model Library

Exponential Function

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

sigout is an exponential function of sigin. However, if sigin is greater than max_sigin, sigin is taken to be max_sigin. This is necessary because the exponential function explodes very quickly.

Instance Parameters

max_sigin = maximum value of sigin accepted (val)

Sample Model Library

Multiplier

Terminals

sigin1, sigin2: inputs (val, flow)

sigout: terminals (val, flow)

Description

sigout = gain * sigin1 * signin2

Instance Parameters

gain = gain of multiplier []

Sample Model Library

Natural Log Function

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

sigout is the natural log of sigin, providing sigin > min_sigin . If sigin is between 0 and min_sigin , sigout is the log of min_sigin . If sigin is less than 0, an error is reported.

Instance Parameters

min_sigin = minimum value of sigin (val)

Sample Model Library

Polynomial

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

This is a model of a third-order polynomial function.

$$sigout = p3 * sigin^3 + p2 * sigin^2 + p1 * sigin + p0$$

Instance Parameters

p3 = cubic coefficient []

p2 = square coefficient []

p1 = linear coefficient []

p0 = constant coefficient []

Sample Model Library

Power Function

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

sigout is sigin to the power of exponent.

Instance Parameters

exponent = what sigin is raised by []

epsilon = small number added to sigin to ensure not getting pow(0,0.3333..), because pow() is implemented using logs (val)

Sample Model Library

Reciprocal

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

sigout is gain/denom

Instance Parameters

gain = gain (val)

min_sigdenom = minimum denominator (val)

Sample Model Library

Signed Number

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

This is a model of the sign of the input.

sigout is +1 if sigin >= 0; otherwise, sigout is -1.

Instance Parameters

Sample Model Library

Square

Terminals

sigin: input

sigout: output

Description

sigout is the square of the sigin.

Instance Parameters

Sample Model Library

Square Root

Terminals

sigin: (val, flow)

sigout: (val, flow)

Description

sigout is the square root of sigin.

Instance Parameters

Sample Model Library

Subtractor

Terminals

sigin_p: input subtracted from (val, flow)

sigin_n: input that is subtracted (val, flow)

sigout: (val, flow)

Instance Parameters

Sample Model Library

Subtractor, 4 Numbers

Terminals

sigin1, sigin2, sigin3, sigin4: (val, flow)

sigout: (val, flow)

Description

sigout = gain1*sigin1 - gain2*sigin2 - gain3*sigin3 - gain4*sigin4

Instance Parameters

gain1 = gain for sigin1

gain2 = gain for sigin2

gain3 = gain for sigin3

gain4 = gain for sigin4

Sample Model Library

Measure Components

ADC, 8-Bit Differential Nonlinearity Measurement

Terminals

vd0..vd7: data lines from ADC [V,A]

vout: voltage sent from conversion to ADC [V,A]

vclk: clocking signal for the ADC [V,A]

Description

Measures an 8-bit analog-to-digital converter's (ADC's) differential nonlinearity measurement (DNL) using a histogram method. vout is sequentially set to 4,096 equally spaced voltages between vstart and vend. At each different value of vout, a clock pulse is generated causing the ADC to convert this vout value. The resultant code of each conversion is stored.

When all the conversions have been done, the DNL is calculated from the recorded data.

If log_to_file is yes, the DNL (differential nonlinearity) is recorded and written to filename.

Instance Parameters

```
vlogic_high = [V]
```

tsettle = time to allow for settling after the data lines are changed before vd0-7 are recorded [s]—also the period of the ADC conversion clock.

vstart = voltage at which to start conversion sweep []

vend = voltage at which to end conversion sweep []

log_to_file = whether to log the results to a file; yes or no []

Sample Model Library

ADC, 8-Bit Integral Nonlinearity Measurement

Terminals

vd0..vd7: data lines from ADC [V,A]

vout: voltage sent from conversion to ADC [V,A]

vclk: clocking signal for the ADC [V,A]

Description

Measures an 8-bit ADC's INL using a histogram method. vout is sequentially set to 4,096 equally spaced voltages between vstart and vend. At each different value of vout, a clock pulse is generated causing the ADC to convert this vout value. The resultant code of each conversion is stored.

When all the conversions have been done, the INL is calculated from the recorded data.

If log_to_file is yes, the INL (integral nonlinearity) is recorded and written to filename.

Instance Parameters

```
vlogic_high = [V]
```

tsettle = time to allow for settling after the data lines are changed before vd0-7 are recorded [s]—also the period of the ADC conversion clock.

vstart = voltage at which to start conversion sweep []

vend = voltage at which to end conversion sweep []

log_to_file = whether to log the results to a file; yes or no []

Sample Model Library

Ammeter (Current Meter)

Terminals

vp, vn: terminals [V,A]

vout: measured current converted to a voltage [V,A]

Description

Measures the current between two of its nodes. It has two modes: rms (root-mean-squared) and absolute.

The measurement is passed through a first-order filter with bandwidth bw before being written to a file and appearing at vout. This is useful when doing rms measurements. If bw is set to zero, no filtering is done.

Instance Parameters

mtype = type of current measurement; absolute or rms []

bw = bw of output filter (a first-order filter) [Hz]

log_to_file = whether to log the results to a file; yes or no []

Sample Model Library

DAC, 8-Bit Differential Nonlinearity Measurement

Terminals

vin: terminal for monitoring DAC output voltages [V,A]

vd0..vd7: data lines for DAC [V,A]

Description

Sweeps through all the 256 codes and records the digital-to-analog converter (DAC) output voltage and writes the maximum DNL found to the output.

If log_to_file is yes, the DNL (differential nonlinearity) is recorded and written to filename.

Instance Parameters

vlogic_high = [V]

vlogic_low = [V]

tsettle = time to allow for settling after the data lines are changed before <math>vin is recorded [s]

log_to_file = whether to log the results to a file; yes or no []

Sample Model Library

DAC, 8-Bit Integral Nonlinearity Measurement

Terminals

vin: terminal for monitoring DAC output voltages [V,A]

vd0..vd7: data lines for DAC [V,A]

Description

Sweeps through all the 256 codes and records the DAC output voltage and writes the maximum INL found to the output.

If log_to_file is yes, the INL (integral nonlinearity) is recorded and written to filename.

Instance Parameters

vlogic_high = [V]

vlogic_low = [V]

tsettle = time to allow for settling after the data lines are changed before <math>vin is recorded [s]

log_to_file = whether to log the results to a file; yes or no []

Sample Model Library

Delta Probe

Terminals

start_pos, start_neg: signal that controls start of measurement []

stop_pos, stop_neg: signal that controls end of measurement []

Description

This probe measures argument delta between the occurrence of the starting and stopping events. It can also be used to find when the start and stop signals cross the specified reference values (by default start_count and stop_count are set to 1).

Instance Parameters

```
start_td, stop_td = signal delays [s]

start_val, stop_val = signal value that starts/end measurement []

start_count, stop_count = number of signal values that starts/end measurement

start_mode = one of the starting/stopping modes []

arg-argument value (simulation time)

rise-crossing of the signal value on rise

fall-crossing-any crossing of the signal value

stop_mode = one of the starting/stopping modes []

arg-argument value (simulation time)

rise-crossing of the signal value on rise

fall-crossing of the signal value on rise

fall-crossing of the signal value on fall

crossing-any crossing of the signal value
```

Sample Model Library

Find Event Probe

Terminals

out_pos, out_neg: signal to measure []

start_pos, start_neg: signal that controls start of measurement []

ref_pos, ref_neg: differential reference signal

Description

This model is of a signal statistics probe. This probe measures the output signal at the occurrence of the event:

- If arg_val is given, measure at this value.
- If start_ref_val is given, measure the output signal when the start signal crosses this value.
- If start_ref_val is not given, measure the output signal when it is equal to the reference signal.

Instance Parameters

```
start = argument value that starts measurements
stop = argument value that stops measurements
start_td = signal delays [s]
start_val = signal value that starts/ends measurement []
start_count = number of signal values that starts/ends measurement
start_mode = one of the starting/stopping modes []
arg-argument value (simulation time)
rise-crossing of the signal value on rise
fall-crossing of the signal value on fall
crossing-any crossing of the signal value
```

Sample Model Library

start_ref_val = start signal reference value []

arg_val = argument value that controls when to measure signals []

- 1. If arg_val is given, measure at the specified value of the simulation argument. If it is not given, measure at the occurrence of the event.
- 2. If start_ref_val is given, measure the output signal when the start signal is equal to the reference value.
- 3. If start_ref_val is not given, measure the output signal when the start signal is equal to the reference signal.

Sample Model Library

Find Slope

Terminals

out_pos, out_neg: signal to measure []

Description

This model is of a signal statistics probe.

This probe measures slope of a signal between arg_val1 and arg_val2; if arg_val2 is not specified, it is set to the value exceeding arg_val1 by 0.1%.

Instance Parameters

arg_val1 = first argument value []

arg_val2 = (optional) second argument value []

Sample Model Library

Frequency Meter

Terminals

vp, vn: terminals [V,A]

fout: measured frequency [F,A]

Description

Measures the frequency of the voltage across the terminals by detecting the times at which the last two zero crossings occurred. This method only works on pure AC waveforms.

Instance Parameters

log_to_file = whether to log the results to a file; yes or no []

Sample Model Library

Offset Measurement

Terminals

vamp_out: output voltage of opamp being measured [V,A]

vamp_p: positive terminal of opamp being measured [V,A]

vamp_n: negative terminal of opamp being measured [V,A]

vamp_spply_p: positive supply of opamp being measured [V,A]

vamp_spply_n: negative supply of opamp being measured [V,A]

Description

This is a model of a slew rate measurer.

The opamp terminals of the opamp under test are connected to this model. It shorts vamp_out to vamp_n and grounds vamp_vp. After tsettle seconds, the voltage read at vamp out is taken to be offset.

The result is printed to the screen.

Instance Parameters

vspply_p = positive supply voltage required by opamp [V]

vspply_n = negative supply voltage required by opamp [V]

tsettle = time to let opamp settle before measuring the offset [s]

Sample Model Library

Power Meter

Terminals

iin: input for current passing through the meter [V,A]

vp iout: positive voltage sending terminal and output for current passing

through the meter [V,A]

vn: negative voltage sensing terminal [V,A]

measured impedance converted to a voltage [V] pout:

measured apparent power [W] va out:

pf_out: measured power factor []

Description

To measure the power being dissipated in a 2-port device, this meter should be placed in the netlist so that the current flowing into the device passes between iin and vp iout first, that vp_iout is connected to the positive terminal of the device, and that vn is connected to the negative terminal of the device.

The measured power is the average over time of the product of the voltage across and the current through the device. This average is calculated by integrating the VI product and dividing by time and passing the result through a first-order filter with bandwidth bw.

The apparent power is calculated by finding the rms values of the current and voltage first and filtering them with a first-order filter of bandwidth bw. The apparent power is the product of the voltage and current rms values.

The purpose of the filtering is to remove ripple. Cadence recommends that bw be set to a low value to produce accurate measurements and that at least 10 input AC cycles be allowed before the power meter is considered settled. Also allow time for the filters to settle.

This meter requires accurate integration, so it is desirable that the integration method is set to gear2only in the netlist.

Instance Parameters

tstart = time to wait before starting measurement [s]

Sample Model Library

bw = bw of rms filters (a first-order filter) [Hz]

log_to_file = whether to log the results to a file; yes or no []

Sample Model Library

Q (Charge) Meter

Terminals

vp, vn: terminals [V,A]

qout: measured charge [C,A]

Description

Measures the charge that has flown between vn and vp between tstart and tend.

Instance Parameters

tstart = start time [s]

tend = end time [s]

log_to_file = whether to log the results to a file; yes or no []

Sample Model Library

Sampler

Terminal

sigin: (val, flow)

Description

Samples sigin every tsample and writes the results to filename and labels the data with label. The time variable is recorded if log_time is yes.

Instance Parameters

tsample = how often input is sampled [s]

filename = name of file where samples are stored []

label = label for signal being sampled []

log_time = if the time variable should be logged to a file []

Sample Model Library

Slew Rate Measurement

Terminals

vamp_out: output voltage of the opamp being measured [V,A]

vamp_p: positive terminal of the opamp being measured [V,A]

vamp_n: negative terminal of the opamp being measured [V,A]

vamp_spply_p: positive supply of the opamp being measured [V,A]

vamp_spply_n: negative supply of the opamp being measured [V,A]

Description

Monitors the input and records the times at which it equals vstart and vend. The slew is given to be vstart - vend divided by the time difference.

The result is printed to the screen.

Instance Parameters

vspply_p = positive supply voltage required by opamp [V]

vspply_n = negative supply voltage required by opamp [V]

twait = time to wait before applying pulse to opamp input [V]

vstart = voltage at which to record the first measurement point [V]

vend = voltage at which to record the other measurement point [V]

tmin = minimum time allowed between both measurements before an error is reported [s]

Sample Model Library

Signal Statistics Probe

Terminals

out_pos, out_neg: signal to measure []

start_pos, start_neg: signal that controls start of measurement []

stop_pos, stop_neg: signal that controls end of measurement []

Description

This probe measures signals such as minimum, maximum, average, peak-to-peak, root mean square, standard deviation of the output, and start signals within a measuring window. It also gives a correlation coefficient between output and start signals.

Instance Parameters

```
start_arg = argument value that starts measurements

stop_arg = argument value that stops measurements

start_td, stop_td = signal delays [s]

start_val, stop_val = signal value that starts/end measurement []

start_count, stop_count = number of signal values that starts/end measurement

start_mode = one of starting/stopping modes []

arg-argument value (simulation time)

rise-crossing of the signal value on rise

fall-crossing-any crossing of the signal value

stop_mode = one of starting/stopping modes []

arg-argument value (simulation time)

rise-crossing of the signal value on rise
```

Sample Model Library

fall-crossing of the signal value on fall

crossing—any crossing of the signal value

Sample Model Library

Voltage Meter

Terminals

vp, vn: terminals [V,A]

vout: measured voltage [V,A]

Description

Measures the voltage between two of its nodes. It has two modes: rms (root-mean-squared) and absolute.

The measurement is passed through a first-order filter with bandwidth bw before being written to a file and appearing at vout. This is useful when doing rms measurements. If bw is set to zero, no filtering is done.

Instance Parameters

mtype = type of voltage measurement; absolute or rms []

bw = bw of output filter (a first-order filter) [Hz]

log_to_file = whether to log the results to a file; yes or no []

Sample Model Library

Z (Impedance) Meter

Terminals

iin: input for current passing through the meter [V,A]

vp_iout: positive voltage-sensing terminal and output for current passing through the meter [V,A]

vn: negative voltage sensing terminal [V,A]

zout: measured impedance converted to a voltage [Ohms]

Description

To measure the impedance across a 2-port device, this meter should be placed in the netlist so that the current flowing into the device passes between iin and vp_iout first, that vp_iout is connected to the positive terminal of the device, and that vn is connected to the negative terminal of the device.

The impedance is calculated by finding the rms values of the current and voltage first and filtering them with a first-order filter of bandwidth bw. The impedance is the ratio of these filtered Irms and Vrms values. The purpose of the filtering is to remove ripple.

Cadence recommends that bw be set to a low value to produce accurate measurements and that at least 10 input AC cycles be allowed before the zmeter is considered settled. Also allow time for the filters to settle.

The time step size should also be kept small to increase accuracy.

This meter is nonintrusive—that is, it does not drive current in the device being measured. However to work it requires that something else drives current through the device.

Instance Parameters

bw = bw of rms filters (a first-order filter) [Hz]

log to file = whether to log the results to a file; yes or no []

Sample Model Library

Mechanical Systems

Gearbox

Terminals

wshaft1: shaft of the first gear [rad/s,Nm]

wshaft2: shaft of the second gear [rad/s,Nm]

Description

This is a model of two intermeshed gears.

Instance Parameters

radius1 = radius of first gear [m]

radius2 = radius of second gear [m]

inertial = inertia of first gear [Nms/rad]

inertia2 = inertia of second gear [Nms/rad]

Sample Model Library

Mechanical Damper

Terminals

posp, posn: terminals [m,N]

Instance Parameters

d = friction coefficient [N/m]

Sample Model Library

Mechanical Mass

Terminal

posin: terminal [m,N]

Instance Parameters

m = mass [kg]

gravity = whether gravity acting on the direction of movement of mass []

Sample Model Library

Mechanical Restrainer

Terminals

posp, posn: terminals [m,N]

Description

Limits extension of the nodes to which it is attached.

Instance Parameters

min1 = minimum extension [m]

max1 = maximum extension [m]

Sample Model Library

Road

Terminal

posin: terminal [m,N]

Description

This is a model of a road with bumps.

Instance Parameters

height = height of bumps [m]

length = length of bumps [m]

speed = speed [m/s]

distance = distance to first bump [m]

Sample Model Library

Mechanical Spring

Terminals

posp, posn: terminals [m,N]

Instance Parameters

k = spring constant [N/m]

1 = length of the spring [m]

Sample Model Library

Wheel

Terminals

posp, posn: terminals [m,N]

Description

This is a model of a bearing wheel on a fixed surface.

Instance Parameters

height = height of the wheel [m]

Sample Model Library

Mixed-Signal Components

Analog-to-Digital Converter, 8-Bit

Terminals

vin: [V,A]

vclk: [V,A]

vd0..vd7: data output terminals [V,A]

Description

This ADC comprises 8 comparators. An input voltage is compared to half the reference voltage. If the input exceeds it, bit 7 is set and half the reference voltage is subtracted. If not, bit 7 is assigned zero and no voltage is subtracted from the input. Bit 6 is found by doing an equivalent operation comparing double the adjusted input voltage coming from the first comparator with half the reference voltage. Similarly, all the other bits are found.

Mismatch effects in the comparator reference voltages can be modeled setting mismatch to a nonzero value. The maximum mismatch on a comparator's reference voltage is +/-mismatch percent of that voltage's nominal value.

Instance Parameters

```
\label{eq:mismatch_fact} \begin{subarray}{ll} mismatch\_fact = maximum mismatch as a percentage of the average value [] \\ vlogic\_high = [V] \\ vlogic\_low = [V] \\ \end{subarray}
```

vtrans_clk = clk high-to-low transition voltage [V]

vref = voltage that voltage is done with respect to [V]

tdel, trise, tfall = {usual} [s]

Sample Model Library

Analog-to-Digital Converter, 8-Bit (Ideal)

Terminals

vin: [V,A]

vclk: [V,A]

vd0..vd7: data output terminals [V,A]

Description

This model is ideal because no mismatch is modeled.

Instance Parameters

tdel, trise, tfall = {usual} [s]

vlogic_high = [V]

vlogic_low = [V]

vtrans_clk = clk high-to-low transition voltage [V]

vref = voltage that voltage is done with respect to [V]

Sample Model Library

Decimator

Terminals

vin: [V,A]

vout: [V,A]

vclk: [V,A]

Description

Produces a cumulative average of N samples of vin. vin is sampled on the positive vclk transition. The cumulative average of the previous set of N samples is output until a new set of N samples has been captured.

Transfer Function: $1/N * (1 - Z^-N)/(1-Z^-1)$

Instance Parameters

```
N = oversampling ratio [V]
```

vtrans_clk = transition voltage of the clock [V]

tdel, trise, tfall = {usual} [s]

Sample Model Library

Digital-to-Analog Converter, 8-Bit

Terminals

vd0..vd7: data inputs [V,A]

vout: [V,A]

Description

Mismatch effects can be modeled in this DAC by setting mismatch to a nonzero value. The maximum mismatch on a bit is +/-mismatch percent of that bit's nominal value.

Instance Parameters

vref = reference voltage for the conversion [V]
mismatch_fact = maximum mismatch as a percentage of the average value []
vtrans = logic high-to-low transition voltage [V]
tdel, trise, tfall = {usual} [s]

Sample Model Library

Digital-to-Analog Converter, 8-Bit (Ideal)

Terminals

vd0..vd7: data inputs [V,A]

vout: [V,A]

Instance Parameters

vref = reference voltage that conversion is with respect to [V]

vtrans = transition voltage between logic high and low [V]

tdel, trise, tfall = {usual} [s]

Sample Model Library

Sigma-Delta Converter (first-order)

Terminals

vin: [V,A]

vclk: [V,A]

vout: [V,A]

Description

This is a model of a first-order sigma-delta analog-to-digital converter.

```
vth = threshold voltage of two-level quantizer [V]
vout_high = range of sigma-delta is 0-vout_high [V]
vtrans_clk = transition of voltage of clock [V]
tdel, trise, tfall = {usual}
```

Sample Model Library

Sample-and-Hold Amplifier (Ideal)

Terminals

vin: [V,A]

vclk: [V,A]

vout: [V,A]

Instance Parameters

vtrans_clk = transition voltage of the clock [V]

Sample Model Library

Single Shot

Terminals

vin: input terminal [V,A]

vout: output terminal [V,A]

Description

This model outputs a logic high pulse of duration pulse_width if a positive transition is detected on the input.

```
pulse_width = pulse width [s]
vlogic_high = output voltage for high [V]
vlogic_low = output voltage for low [V]
vtrans = voltages above this at input are considered high [V]
tdel, trise, tfall = {usual} [s]
```

Sample Model Library

Switched Capacitor Integrator

Terminals

vout_p, vout_n: output terminals [V,A]

vin_p, vin_n: input terminals [V,A]

vphi: switching signal [V,A]

Instance Parameters

cap_in = input capacitor value

cap_fb = feedback capacitor value

vphi_trans = transition voltage of vphi

Sample Model Library

Power Electronics Components

Full Wave Rectifier, Two Phase

Terminals

vin_top: input [V,A]

tfire: delay after positive zero crossing of each phase before phase rectifier fires [s,A]

vout: rectified output voltage [V,A]

Instance Parameters

ihold = holding current (minimum current for rectifier to work) [A]
switch_time = maximum amount of time to spend attempting switch-on [s]
vdrop_rect = total rectification voltage drop [V]

Sample Model Library

Half Wave Rectifier, Two Phase

Terminals

vin_top: input [V,A]

tfire: delay after positive zero crossing of each phase before phase

rectifier fires [s,A]

vout: rectified output voltage [V,A]

Instance Parameters

ihold = holding current (minimum current for rectifier to work) [A]
switch_time = maximum amount of time to spend attempting switch-on [s]
vdrop_rect = total rectification voltage drop [V]

Sample Model Library

Thyristor

Terminals

vanode: anode [V,A]

vcathode: cathode [V,A]

vgate: gate [V,A]

Instance Parameters

iturn_on = thyristor gate triggering current [A]

ihold = thyristor hold current [A]

von = thyristor on voltage [V]

Sample Model Library

Semiconductor Components

Diode

Terminals

vanode: anode voltage [V,A]

vcathode: cathode voltage [V,A]

Description

This model is of a diode based on the Schockley equation.

Instance Parameters

is = saturation current with negative bias [A]

Sample Model Library

MOS Transistor (Level 1)

Terminals

vdrain: drain [V,A]

vgate: gate [V,A]

vsource: source [V,A]

vbody: body [V,A]

Description

width = [m]

This model is of a basic, level-1, Schichmann-Hodges style model of a MOSFET transistor.

Instance Parameters

```
length = [m]
vto = threshold voltage [V]
gamma = bulk threshold []
phi = bulk junction potential [V]
lambda = channel length modulation []
tox = oxide thickness []
u0 = transconductance factor []
```

xj = metallurgical junction depth []

is = saturation current []

cj = bulk junction capacitance [F]

vj = bulk junction voltage [V]

mj = bulk grading coefficient []

Sample Model Library

fc = forward bias capacitance factor []

tau = parasitic diode factor []

cgbo = gate-bulk overlap capacitance [F]

cgso = gate-source overlap capacitance [F]

cgdo = gate-drain overlap capacitance [F]

dev_type = the type of MOSFET used []

Sample Model Library

MOS Thin-Film Transistor

Terminals

vdrain: drain terminal [V,A]

vgate_front: front gate terminal [V,A]

vsource: source terminal [V,A]

vgate_back: back gate terminal [V,A]

Description

This model is of a silicon-on-insulator thin-film transistor.

This is a model of a fully depleted back surface thin-film transistor MOSFET model. No short-channel effects.

```
length = length []
width = width []
toxf = oxide thickness [m]
toxb = oxide thickness [m]
nsub = [cm<sup>-3</sup>]
ngate = [cm<sup>-3</sup>]
nbody = [cm<sup>-3</sup>]
tb = [m]
u0 = []
lambda = channel length modulation factor []
dev_type = dev_type []
```

Sample Model Library

N JFET Transistor

Terminals

vdrain: drain voltage [V,A]

vgate: gate voltage [V,A]

vsource: source voltage [V,A]

Description

This is a model of an n-channel, junction field-effect transistor.

```
area = area []
vto = threshold voltage [V]
beta = gain []
lambda = output conductance factor []
is = saturation current []
gmin = minimal conductance []
cjs = gate-source junction capacitance [F]
cgd = gate-drain junction capacitance [F]
m = emission coefficient []
phi = gate junction barrier potential []
fc = forward bias capacitance factor []
```

Sample Model Library

NPN Bipolar Junction Transistor

Terminals

vcoll: collector [V,A]
vbase: base [V,A]
vemit: emitter [V,A]
vsubs: substrate [V,A]

Description

This is a gummel-poon style npn bjt model.

Instance Parameters

area = cross-section area is = saturation current []ise = base-emitter leakage current isc = base-collector leakage current bf = beta forward []br = beta reverse []nf = forward emission coefficient []nr = reverse emission coefficient Π ne = b-e leakage emission coefficient nc = b-c leakage emission coefficient []vaf = forward Early voltage [V] var = reverse Early voltage [V] ikf = forward knee current [A]

Cadence Verilog-A Language Reference Sample Model Library

ikr = reverse knee current [A]	
cje = capacitance, base-emitter junction [F]	
vje = voltage, base-emitter junction [V]	
mje = b-e grading exponential factor []	
cjc = capacitance, base-collector junction [F]	
vjc = voltage, base-collector junction [V]	
mjc = b-c grading exponential factor []	
cjs = capacitance, collector-substrate junction [F]
vjs = voltage, collector-substrate junction [V]	
mjs = c-s grading exponential factor []	
fc = forward bias capacitance factor []	
tf = ideal forward transit time [s]	
xtf = tf bias coefficient []	
vtf = tf-vbc dependence voltage [V]	
itf = high current factor []	
tr = reverse diffusion capacitance [s]	

Sample Model Library

Schottky Diode

Terminals

vanode: anode voltage [V,A]

vcathode: cathode voltage [V,A]

Description

This model is of a diode based on the Schockley equation.

```
area = area of junction []
is = saturation current []
n = emission coefficient []
cjo = zero-bias junction capacitance [F]
m = grading coefficient []
phi = body potential [V]
fc = forward bias capacitance [F]
tt = transit time [s]
bv = reverse breakdown voltage [V]
rs = series resistance [Ohms]
gmin = minimal conductance [Mhos]
```

Sample Model Library

Telecommunications Components

AM Demodulator

Terminals

vin: AM RF input signal [V,A]

vout: demodulated signal [V,A]

Description

Demodulates the signal in vin and outputs it as vout.

Consists of four stages in series:

- 1. RF amp amplifier
- 2. Detector stage (full wave rectifier)
- 3. AF filters stage is a low-pass filter that extracts the AF signal—has gain of one, and two poles at af_wn [rad/s]
- 4. AF amp stage amplifies by af_gain and adds af_lev_shift

```
rf_gain = gain of RF (radio frequency) stage []
af_wn = location of both AF (audio frequency) filter poles [rad/s]
af_gain = gain of the audio amplifier []
af_lev_shift = added to AF signal after amplification and filtering [V]
```

Sample Model Library

AM Modulator

Terminals

vin: input signal [V,A]

vout: modulated signal [V,A]

Description

vin is limited to the range between vin_max and vin_min. It is also scaled so that it lies within the +/-1 range. This produces vin_adjusted. vout is given by the following formula:

```
vout = unmod_amp * (1 + mod_depth * vin_adjusted) * cos (2 * PI * f_carrier * time)
```

Instance Parameters

```
f_carrier = carrier frequency [Hz]
```

vin_max = maximum input signal [V]

vin_min = minimum input signal [V]

mod_depth = modulation depth []

unmod_amp = unmodulation carrier amplitude [V]

Sample Model Library

Attenuator

Terminals

vin: AM input signal [V,A]

vout: rectified AM signal [V,A]

Description

vout is attenuated by attenuation.

Instance Parameters

attenuation = 20log10 attenuation [dB]

Sample Model Library

Audio Source

Terminals

vin: [V,A]

vout: [V,A]

Description

This model synthesizes an audio source. Its output is the sum of 4 sinusoidal sources.

Instance Parameters

amp1 = amplitude of the first sinusoid [V]

amp2 = amplitude of the second sinusoid [V]

amp3 = amplitude of the third sinusoid [V]

amp4 = amplitude of the fourth sinusoid [V]

freq1 = frequency of the first sinusoid [Hz]

freq2 = frequency of the second sinusoid [Hz]

freq3 = frequency of the third sinusoid [Hz]

freq4 = frequency of the fourth sinusoid [Hz]

Sample Model Library

Bit Error Rate Calculator

Terminals

vin1: [V,A]

vin2: [V,A]

Description

This model compares the two input signals tstart+tperiod/2 and every tperiod seconds later. At the end of the simulation, it prints the bit error rate, which is the number of errors found divided by the number of bits compared.

Instance Parameters

tstart = when to start measuring [s]

tperiod = how often to compare bits [s]

vtrans = voltages above this at input are considered high [V]

Sample Model Library

Charge Pump

Terminals

vout: output terminal from which charge pumped/sucked [V,A]

vsrc: source terminal from which charge sourced/sunk [V,A]

siginc, sigdec: Logic signal that controls charge pump operation [V,A]

Description

This model can source of sink a fixed current, iamp. Its mode depends on the values of siginc and sigdec;

When siginc > vtrans, iamp amps are pumped from the output. When sigdec > vtrans, iamp amps are sucked into the output. When both siginc and sigdec are in the same state, no current is sucked/pumped.

Instance Parameters

iamp = charging current magnitude [A]

vtrans = voltages above this at input are considered high [V]

tdel, trise, tfall = {usual} [s]

Sample Model Library

Code Generator, 2-Bit

Terminals

vout0, vout1: output bits [V,A]

Description

Generates a pair of random binary signals.

Instance Parameters

seed = random seed

tperiod = period of output code [s]

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for low [V]

tdel, trise, tfall = {usual} [s]

Sample Model Library

Code Generator, 4-Bit

Terminals

vout_b0-3: output bits [V,A]

Description

This model is of a random 4-bit code generator.

This model outputs a different, randomly generated, 4-bit code every tperiod seconds.

Instance Parameters

tperiod = period of the code generation [s]
vlogic_high = output voltage for high [V]
vlogic_low = output voltage for low [V]
tdel, trise, tfall = {usual} [s]

Sample Model Library

Decider

Terminals

vin: [V,A]

vout: [V,A]

Description

This model samples this input signal a number of times and outputs the most likely value of the binary data contained in the signal.

A decision on what data is contained in the input is made each tperiod. During each decision period, a sample of the input is taken each tsample. A count of the number of samples with values greater than (vlogic_high + vlogic_low)/2 is kept. If at the end of the period, this count is greater than half the number of samples taken, a logic 1 is output. If it is less than half the number of samples, vlogic_low is output. Otherwise, the output is (vlogic_high + vlogic_low)/2.

The sampling starts at tstart.

```
tperiod = period of binary data being extracted [s]
tsample = sampling period [s]
vlogic_high = output voltage for high [V]
vlogic_low = output voltage for low [V]
tstart = time at which to start sampling [s]
tdel, trise, tfall = {usual} [s]
```

Sample Model Library

Digital Phase Locked Loop (PLL)

Terminals


vin: [V,A]

vout: [V,A]

Description

The model comprises a number of submodels: digital phase detector, a change pump, a low-pass filter (LPF), and a digital voltage-controlled oscillator (VCO).

They are arranged in the following way:



Instance Parameters

pump_iamp = amplitude of the charge pump's output current [A]

vco_cen_freq = center frequency of the VCO [Hz]

vco_gain = the gain of the VCO []

lpf_zero_freq = zero frequency of LPF (low-pass filter) [Hz]

lpf_pole_freq = pole frequency of LPF [Hz]

lpf_r_nom = nominal resistance of RC network implementing LPF

Sample Model Library

Digital Voltage-Controlled Oscillator

Terminals

vin: [V,A]

vout: [V,A]

Description

The output is a square wave with instantaneous frequency:

```
center_freq + vco_gain * vin
```

Instance Parameters

 ${\tt center_freq} = {\tt center} \; {\tt frequency} \; {\tt of} \; {\tt oscillation} \; {\tt frequency} \; {\tt when} \; {\tt vin} = 0 \; [{\tt Hz}]$

vco_gain = oscillator conversion gain [Hz/volt]

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for low [V]

tdel, trise, tfall = {usual} [s]

Sample Model Library

FM Demodulator

Terminals

vin: FM RF input signal [V,A]

vout: demodulated signal [V,A]

Description

Demodulates the signal in vin and outputs it as vout.

Consists of four stages in series:

- 1. RF amp stage amplifiers vin
- 2. Detector stage is a phase locked loop (PLL)
- 3. AF filters stage is a low-pass filter that extracts the AF signal. The filter has gain of one, and two poles at af_wn [rad/s]
- 4. AF amp stage amplifies by af_gain and adds af_lev_shift.

```
rf_gain = gain of RF (radio frequency) stage []

pll_out_bw = bandwidth of PLL output filter [Hz]

pll_vco_gain = gain of the PLL's VCO []

pll_vco_cf = the center frequency of the PLLs [Hz]

af_wn = location of both AF (audio frequency) filter poles [Hz]

af_gain = gain of the audio amplifier []

af_lev_shift = added to AF signal after amplification and filtering [V]
```

Sample Model Library

FM Modulator

Terminals

vin: input signal [V,A]

vout: modulated signal [V,A]

Description

```
vout = amp * sin (phase)
where phase = integ (2 * PI * f_carrier + vin_gain * vin)
```

Instance Parameters

f_carrier = carrier frequency [Hz]

amp = amplitude of the FM modulator output []

vin_gain = amplification of vin_signal before it is used to modulate the FM carrier signal []

Sample Model Library

Frequency-Phase Detector

Terminals

vin_if: signal whose phase is being detected [V,A]

vin_lo: signal from local oscillator [V,A]

sigout_inc: logic signal to control charge pump [V,A]

sigout_dec: logic signal to control charge pump [V,A]

Description

The freq_ph_detector can have three states: behind, ahead, and same. The specific state is determined by the positive-going transitions of the signals vin_if and vin_lo.

Positive transitions on vin_if causes the state to become the next higher state unless the state is already ahead.

Positive transitions on vin_lo cause the state to become the next lower state unless the state is already behind.

The output depends on the state the detector is in:

```
ahead => sigout_inc = high, sigout_dec = low
same => sigout_inc = high, sigout_dec = high
behind => sigout_inc = low, sigout_dec = high
```

The output signals are expected to be used by a charge_pump.

```
vlogic_high = output voltage for high [V]
vlogic_low = output voltage for low [V]
vtrans = voltages above this at input are considered high [V]
tdel, trise, tfall = {usual} [s]
```

Sample Model Library

Mixer

Terminals

vin1, vin2: [V,A]

vout: [V,A]

Description

vout = gain * vin1 * vin2

Instance Parameters

gain = gain of mixer []

Sample Model Library

Noise Source

Terminals

vin: [V,A]

vout: [V,A]

Description

This is an approximate white noise source.

Note: It is *not* a true white source because its output changes every time step and the time step is dependent on the behavior of the circuit.

Instance Parameters

amp = amplitude of the output signal about 0 [V]

Sample Model Library

PCM Demodulator, 8-Bit

Terminals

vin: input signal [V,A]

vout: demodulated signal [V,A]

Description

The PCM demodulator samples vin at bit_rate [Hz] starting at tstart + 0.5/bit_rate. Each set of 8 samples is considered a binary word, and these sets are converted to an output voltage using a linear 8-bit binary code with 0 representing vin_min and 255 representing vin_max. The first bit received is the LSB, bit 0; the last bit received is the MSB, bit 7.

The output rate is bit_rate/8.

Instance Parameters

```
freq_sample = sample frequency [Hz]
```

tstart = when to start sampling [s]

vout_min = minimum input voltage [V]

vout_max = maximum input voltage [V]

vtrans = voltages above this at input are considered high [V]

Sample Model Library

PCM Modulator, 8-Bit

Terminals

vin: input signal [V,A]

vout: modulated signal [V,A]

Description

The PCM modulator samples vin at a sample_freq [Hz] starting at tstart. Once a sample has been obtained, it is converted to a linear 8-bit binary code with 0 representing vin_min and 255 representing vin_max.

The bits are in the code and are sequentially put through <code>vout</code> at a rate 8 times <code>sample_freq</code> with <code>vlogic_high</code> signifying a 1 and <code>vlogic_low</code> signifying a 0. The first bit transmitted is the LSB, bit 0; the last bit transmitted is the MSB, bit 7.

Clipping occurs when the input is outside vin_min and vin_max.

Instance Parameters

```
sample_freq = sample frequency [Hz]
tstart = when to start sampling [s]
vin_min = minimum input voltage [V]
vin_max = maximum input voltage [V]
vlogic_high = output voltage for high [V]
vlogic_low = output voltage for low [V]
tdel, trise, tfall = {usual} [s]
```

Sample Model Library

Phase Detector

Terminals

vlocal_osc: local oscillator voltage [V,A]

vin_rf: PLL radio frequency input voltage [V,A]

vif: intermediate frequency output voltage [V,A]

Instance Parameters

gain = gain of detector []

mtype = type of phase detection to be used; chopper or multiplier []

Sample Model Library

Phase Locked Loop

Terminals

vlocal_osc: local oscillator voltage [V,A]

vin_rf: PLL radio frequency input voltage [V,A]

vout: voltage proportional to the frequency being locked onto [V,A]

vout_ph_det: output of the phase detector [V,A]

Instance Parameters

vco_gain = gain of VCO cell [Hz/V]

vco_center_freq = VCO oscillation frequency [Hz]

phase_detect_type = type of phase detection cell to be used []

vout_filt_bandwidth = bandwidth of the low-pass filter on output [Hz]

Sample Model Library

PM Demodulator

Terminals

vin: PM RF input signal [V,A]

vout: demodulated signal [V,A]

Description

Demodulates the signal in vin and outputs it as vout.

Consists of four stages in series:

- 1. RF amp stage amplifiers vin.
- 2. Detector stage is a phase locked loop (PLL)—the phase detector output is tapped.
- 3. AF filters stage is a low-pass filter that extracts the AF signal—has gain of one, and two poles at af_wn [rad/s].
- 4. AF amp stage amplifies by af_gain and adds af_lev_shift.

Instance Parameters

```
rf_gain = gain of RF (radio frequency) stage []
pll_out_bw = bandwidth of PLL output filter [Hz]
pll_vco_gain = gain of the PLL's VCO []
pll_vco_cf = the center frequency of the PLLs [Hz]
af_wn = location of both AF (audio frequency) filter poles [Hz]
af_gain = gain of the audio amplifier []
af_lev_shift = added to AF signal after amplification and filtering [V]
```

Sample Model Library

PM Modulator

Terminals

vin: input signal [V,A]

vout: modulated signal [V,A]

Description

```
vout = amp * sin(2 * PI * f_carrier * time + phase_max * vin_adjusted)
```

where vin_adjusted is scaled version of vin that lies within the +/-1 range.

Before scaling, vin is limited to the range between vin_max and vin_min by clipping.

Instance Parameters

f_carrier = carrier frequency [Hz]

amp = amplitude of the PM modulator output []

vin_max = maximum acceptable input (clipping occurs above this) [V]

vin_min = minimum acceptable input (clipping occurs above this) [V]

phase_max = the phase shift produced when the modulating signal is at vin_max [rad]

Sample Model Library

QAM 16-ary Demodulator

Terminals

vin: input [V,A]

vout_bit[0-4]: demodulated codes [V,A]

Description


This model is of a QPSK (quadrature phase shift key) modulator.

Demodulates a 16ary encoded QAM signal by separately sampling the input signal at 90 degrees (q-phase) and 180 degrees (i-phase).

This model does not contain a dynamic synchronizing mechanism for ensuring that sampling occurs at the correct time points. Synchronizing can be statically adjusted by changing tstart. tstart should correspond to when the input QAM signal is at 0 degrees.

The i-phase contains the two MSBs. The q-phase contains the two LSBs.

The constellation diagram representing this relationship follows.



Each code box is vbox width volts wide.

Instance Parameters

freq = demodulation frequency [Hz]

Sample Model Library

vbox_width = width of modulation code box in constellation diagram [V]
vlogic_high = output voltage for high [V]
vlogic_low = output voltage for low [V]

Sample Model Library

Quadrature Amplitude 16-ary Modulator

Terminals


vin_b[0-3]: bits of input code [V,A]

vout: modulated output [V,A]

Description

This model does 16 value (4-Bit) QAM.

It encodes the MSBs on the i-phase and the LSBs on the q-phase. Its constellation diagram can be represented as



The two MSBs are encoded on the i-phase. The two LSBs are encoded on the q-phase.

The modulating formula is Vout = i_phase * cos(wt) + q_phase * sin(wt)

i_phase and q_phase vary between -phase_ampl and phase_ampl.

Instance Parameters

freq = modulation frequency [Hz]

phase_ampl = amplitude of the i-phase and q-phase signals [V]

vtrans = voltages above this at input are considered high [V]

Sample Model Library

QPSK Demodulator

Terminals

vin: input [V,A]

vout_i: i-phase output [V,A]

vout_q: q-phase output [V,A]

Description

Does a QPSK demodulation on the input signal. It does not contain a dynamic synchronizing mechanism. Synchronizing can be adjusted by changing tstart.

Detection works by separately sampling the i-phase of vin and the q-phase of vin at freq Hz and 90 degrees out of phase. The first i-phase sample is done at tstart + 0.5/freq, the next 1/freq seconds later, etc. Similarly, the first q-phase sample is done at tstart + 0.25/freq, the next 1/freq seconds later, and so on.

For the i-phase, a high is detected if the sample < -vthresh. For the q-phase, a high is detected if the sample > vthresh.

Instance Parameters

```
freq = demodulation frequency [Hz]
```

vthresh = threshold detection voltage [V]

vlogic_high = output voltage for high [V]

vlogic_low = output voltage for low [V]

tstart = time at which demodulation starts [s]

Sample Model Library

QPSK Modulator

Terminals

vin_i, vin_q: quadrature inputs [V,A]

vout: modulator output [V,A]

tdel, trise, tfall = {usual} [s]

Description

This takes two sampled quadrature inputs and does QPSK modulation on them.

Instance Parameters

freq = modulation frequency [Hz]
amp = modulator amplitude [V]
vtrans = voltages above this at input are considered high [V]

Sample Model Library

Random Bit Stream Generator

Terminal

vout: [V,A]

Description

This model generates a random stream of bits.

Instance Parameters

```
tperiod = period of stream [s]
seed = random number seed []
vlogic_high = output voltage for high [V]
vlogic_low = output voltage for low [V]
tdel, trise, tfall = {usual} [s]
```

Sample Model Library

Transmission Channel

Terminals

vin: AM input signal [V,A]

vout: rectified AM signal [V,A]

Description

vin has noise_amp noise added to it and the resultant is attenuated by attenuation [dB].

Instance Parameters

attenuation = 20log10 attenuation [dB]

noise_amp = amplitude of noise added to vin before attenuation [V]

Sample Model Library

Voltage-Controlled Oscillator

Terminals

vin: oscillation-controlling voltage [V,A]

vout: [V,A]

Instance Parameters

amp = amplitude of the output signal [V]

center_freq = center frequency of oscillation frequency when vin = 0 [Hz]

vco_gain = oscillator conversion gain [Hz/volt]

Verilog-A Keywords

This appendix contains the list of the Cadence[®] Verilog[®]-A language keywords. *Keywords* are predefined nonescaped identifiers that are used to define the language constructs. Some keywords are not used in this release.

The simulator does not interpret a Verilog-A keyword preceded by a backslash character as a keyword. For more information, see <u>"Identifiers"</u> on page 44.

abs	begin	ddt
absdelay	bound_step	deassign
acos	branch	default
acosh	buf	defparam
ac_stim	bufif0	delay
always	bufif1	disable
analog	case	discipline
analysis	casex	discontinuity
and	casez	driver_update
asin	ceil	edge
asinh	cmos	else
assign	connectrules	end
atan	cos	endcase
atan2	cosh	endconnectrules
atanh	cross	enddiscipline

Verilog-A Keywords

endfunction highz1 medium

endmodule hypot min

endnature idt module

endprimitive idtmod nand

endspecify if nature

endtable ifnone negedge

endtask inf net_resolution

event initial nmos

exclude initial_step noise_table

exp inout nor

final_step input not

flicker_noise integer notif0

floor join notif1

flow laplace_nd or

for laplace_np output

force laplace_zd parameter

forever laplace_zp pmos

fork large posedge

from last_crossing potential

function limexp pow

generate ln primitive

genvar log pull0

ground macromodule pull1

highz0 max pullup

Verilog-A Keywords

pulldown strobe trior strong0 rcmos trireg real strong1 vectored realtime supply0 vt wait supply1 reg release table wand weak0 tan repeat weak1 tanh rnmos task while rpmos white_noise rtran temperature rtranif0 time wire rtranif1 timer wor scalared tran wreal sin tranif0 xnor sinh tranif1 xor slew transition zi_nd small tri zi_np zi_zd specify tri0 zi_zp specparam tri1 triand sqrt

Verilog-A Keywords

Keywords to Support Backward Compatibility

The keywords in this section are provided for backward compatibility.

abstol delay units

access discontinuity vt

bound_step idt_nature

ddt_nature temperature

F

Understanding Error Messages

When you use the Cadence[®] Verilog[®]-A language within the Cadence analog design environment, the compiler and simulator send error messages to the veriloga Parser Error/Warnings window or to the Command Interpretation Window (CIW) and the log file. When you run Verilog-A outside the Cadence analog design environment, error messages are sent to the standard output.

The following module contains an error in the line containing the first strobe statement. The variable xx is referenced there but has not been declared.

Verilog-A produces the following error message when it attempts to compile module prove v.

There are two main forms of error messages: the token indication form and the description form. In the example above, the first error message is a token indication message. The token indicator <<--? points to the first token on a line where Verilog-A finds an error.

The other error messages are description error messages. The first description error message corresponds to the token indication error message.

For some errors, Verilog-A gives the message syntax error. This means that the compiler is unable to determine the exact cause of the error. To find the problem, look where the token

Understanding Error Messages

indicator is pointing. Look also at the preceding line to see if there is anything wrong with it, such as a missing semicolon. For example, the following module is missing a semicolon in line 9.

However, the problem is reported as a syntax error in line 10.

```
Error found by spectre during AHDL read-in.
    "miss_semil.va", line 10: "$<<--? strobe("lo");"
    "miss_semil.va", line 10: Error: syntax error</pre>
```

If the compiler reports another error before a syntax error, fix the first error and try to compile the Verilog-A file again. Subsequent syntax errors might actually be a result of an initial error. A single mistake can result in a number of error messages.

Token indication error messages report only one error per line. The compiler, however, can generate multiple description error messages about other errors on that line.

G

Getting Ready to Simulate

This appendix explains how to set up a simulation of a circuit described in the Cadence[®] Verilog[®]-A language. For information, see the sections

- Creating a Verilog-A Module Description on page 456
- Creating a Spectre Netlist File on page 458

In addition, a final section describes how to modify the absolute tolerances associated with signals. See "Modifying Absolute Tolerances" on page 460 for more information.

Except as noted, this appendix assumes that you are working outside of the Cadence analog design environment. For information on working inside the design environment, see Chapter 12, "Using an Analog HDL in Cadence Analog Design Environment.".

Getting Ready to Simulate

Creating a Verilog-A Module Description

Use a text editor to create the following file, which contains a Verilog-A description of a simple resistor. Save the file with the name res.va. Alternatively, you can copy the example from the sample model library

your_install_dir/tools/dfII/samples/artist/spectreHDL/Verilog-A/basic/res.va

Lines beginning with // are comment lines and are ignored by the simulator.

```
// res.va, a simple resistor

include "disciplines.vams"
include "constants.vams"

module res(vp, vn);
inout vp, vn;
electrical vp, vn;
parameter real r = 0;

analog
     V(vp, vn) <+ r*I(vp, vn);
endmodule</pre>
```

File Extension .va

The simulator expects all files containing Verilog-A modules to have the file extension .va. The simulator supports three different HDL modeling languages and uses the file extension to identify which language is used in a file. The .va file extension signals a Verilog-A source file, the .vha extension signals a Cadence prototype VHDL-A source file, and any other extension signals a SpectreHDL source file.

include Compiler Directive

With the Verilog-A `include compiler directive, you can include another file in the current file. The compiler copies the included file into the current file and applies any compiler directives currently in effect to the included file. If the included file itself contains any compiler directives, the compiler applies them to the rest of the file that is doing the including. For additional information, see "Including Files at Compilation Time" on page 172.

With the filename on the `include directive, you can specify a full or relative path. As explained below, the path and filename that you specify control where the compiler searches for the file to be included.

File res.va, in the previous example, includes two files: disciplines.vams and constants.vams. These files are part of the Cadence distribution. The

Getting Ready to Simulate

disciplines.vams file contains definitions for the standard natures and disciplines. In particular, disciplines.vams includes a definition of the electrical discipline referenced in res.va. If your module, like most Verilog-A modules, uses the standard disciplines, you must include the disciplines.vams file.

The constants.vams file contains definitions of commonly used mathematical and physical constants such as Pi and Boltzmann's constant. If your module uses the standard constants, you must include the constants.vams file. The module res does not use any of the standard constants, so the example includes the constants.vams file only for consistency.

The contents of the disciplines.vams and constants.vams files are listed in Appendix C, "Standard Definitions." The files are located in the directory

```
your_install_dir/tools/dfII/samples/artist/spectreHDL/include
```

where your_install_dir is the path to the Cadence installation directory.

Absolute Paths

If you specify an absolute path (one that starts with /), the compiler searches for the include file only in the specified directory. If the file is not in this directory, the compiler issues an error message.

This is an example using an absolute path:

`include "/usr/local/include/disciplines.vams"

Relative Paths

A relative path is one that starts with ./, .../, or dir/, where dir is a subdirectory. If you specify a relative path for the `include compiler directive, the compiler searches relative to the directory containing the Verilog-A file (.va file) that contains the `include directive. If the file to be included is not in the directory specified by the relative path, the compiler issues an error message.

If you specify a relative path such as

```
`include "./disciplines.vams"
```

the compiler looks only in the directory that contains the file with the `include directive.

If you specify a relative path such as

```
`include "../disciplines.vams"
```

the compiler looks only in the parent directory of the .va file with the `include directive.

Getting Ready to Simulate

The next example illustrates how you might include a capacitor model from a subdirectory that is two levels below the current directory.

```
`include "models/vloga/cap.va"
```

The final relative path example illustrates how you might include a flip-flop module definition located in a sibling directory.

```
`include "../logic/flip flop.va"
```

Simple Filename

If you do not specify a path in the filename, the compiler searches the following three places, in the order given.

- 1. The directory that contains the file with the `include directive
- 2. The directory specified by the CDS_VLOGA_INCLUDE environment variable, if the variable is set
- 3. The directory specified by

```
your_install_dir/tools/dfII/samples/artist/spectreHDL/include
where your_install_dir is the path to the Cadence installation directory
```

Usually, this applies when you include the disciplines. vams and constants. vams files. As a result, you generally do not have to worry about the location of these files.

If the file is not in any of the three places, the compiler issues an error message. If the file exists in more than one of these places, the first one encountered is included.

Creating a Spectre Netlist File

To use the module defined in res.va you must *instantiate* it. To instantiate a module, you prepare a Spectre netlist file that directly or hierarchically creates one or more named instances of the module, instances of other required modules, and any required simulation stimuli and analysis descriptions. In this release of Verilog-A, you must instantiate at least one module directly in the netlist file. Instantiated modules can hierarchically instantiate other modules within themselves by using the support provided by the Verilog-A language. See Chapter 10, "Instantiating Modules and Primitives," for more information.

Use a text editor to create the following netlist file. Save the file with the name res.ckt. Alternatively, you can copy the example from the sample model library:

```
your\_install\_dir/tools/dfII/samples/artist/spectreHDL/Verilog-A/basic/test/res.ckt
```

Getting Ready to Simulate

where your_install_dir is the path to the Cadence installation directory.

```
// netlist file
// res test circuit
//
global gnd
simulator lang=spectre
ahdl_include "res.va"
il in gnd isource dc=lm
rl in gnd res r=lk
saveNodes options save=allpub
paramSwp dc start=1 stop=1001 param=r dev=r1
```

Note: If you copy res.ckt from the sample model library, be sure to edit the file and remove the ../ part from the relative path in the ahdl_include statement.

The netlist file res.ckt includes the Verilog-A description file res.va using the ahdl_include statement. When the simulator encounters an ahdl_include statement in the netlist file, it looks at the filename extension to determine how to compile the source description. Because of the .va file extension, the simulator expects the included file to contain a Verilog-A description and compiles it accordingly.

The res.ckt netlist file creates an instance i1 of a current source and an instance r1 of a resistor. The current source is an example of a built-in Spectre primitive component. The resistor is an instance of the Verilog-A module that you specified in res.va.

The last line in the netlist file tells Spectre to simulate the component behavior as the parameter r of instance r1 sweeps from 1 ohm to 1,001 ohms.

Including Files in a Netlist

Use the ahdl_include Spectre statement to include module description files in a netlist file. The ahdl_include statement has the form

```
ahdl include "filename"
```

If filename is not in the same directory as the netlist, you must ensure that filename either includes the complete path to the module file or is on the path specified in the -I option when you start Spectre.

Getting Ready to Simulate

Naming Requirements for SPICE-Mode Netlisting

If you want to mix SPICE-mode netlisting (primitive types identified by the first character of the instance name) into the same module definition text file, you must use only lowercase characters in the names of modules, nodes, and parameters.

Modifying Absolute Tolerances

Verilog-A nature definitions allow you to specify the absolute tolerance (abstol) values used by the simulator to determine when convergence occurs during a simulation. The disciplines.vams file contains statements that specify default values of abstol for the standard natures. You can override these default values, if you wish, by using one of the following two techniques:

- When using Spectre standalone, you can use the `define compiler directive in conjunction with the disciplines.vams include file.
- When using Spectre in the Cadence analog design environment, you can use Spectre quantities in the netlist file.

Modifying abstol in Standalone Mode

The following text describes how to modify abstol for the nature Voltage in one place and to have the Verilog-A modules in all your source files use the new abstol. This involves specifying the tolerance using a Verilog-A `define compiler directive, followed by including the disciplines.vams header file, which is then followed by the files containing the module descriptions.

Consider a resistor module specified in the file $my_res.va$ and a capacitor module specified in the file $my_cap.va$.

```
// file "my_res.va", a simple resistor
module res(vp, vn);
inout vp, vn;
electrical vp, vn;
parameter real r = 0;
    analog
        V(vp, vn) <+ r*I(vp, vn);
endmodule

// file "my_cap.va", a simple capacitor
module cap(vp, vn);
inout vp, vn;
electrical vp, vn;
parameter real c = ln;</pre>
```

Getting Ready to Simulate

The main instantiating circuit is described in file my_rc.va.

```
// file "my_rc.va" an rc filter
// this module uses hierarchical instantiation only

`define VOLTAGE_ABSTOL 1e-7
  `include "disciplines.vams" // this will use `VOLTAGE_ABSTOL of 1e-7

`include "my_res.va // include the resistor description
  `include "my_cap.va // include the capacitor description

module my_rc( in, out, gnd );
inout in,out,gnd;
electrical in,out,gnd;
parameter real r=1;
parameter real c=1n;

res #(.r(r)) rl ( in, out );
cap #(.c(c)) cl ( out, gnd );
endmodule
```

The `define compiler directive in my_rc.va sets the abstol value that is to be used by the nature Voltage (and the electrical discipline) in one place, before the disciplines.vams file is included. As a result, the nature Voltage is defined with the specified absolute tolerance of 1e-7 when the disciplines.vams file is processed. You can override the default absolute tolerances for other natures in the same way.

The descriptions for the resistor and capacitor modules are not given in the file my_rc.va, but instead they are included into this file by the `include compiler directive. Because the disciplines.vams file is included only once, the natures and disciplines it defines are used by both the resistor module and the capacitor module. In this example, both modules use an absolute tolerance for Voltage of 1e-7.

Getting Ready to Simulate

Because modules res and cap are hierarchically instantiated in module my_rc.va, the netlist file my_rc.ckt contains only one ahdl_include statement.

```
// netlist file
// file "my_rc.ckt", rc_filter test circuit
//

global gnd
simulator lang=spectre

ahdl_include "my_rc.va"

// input voltage to filter
il in gnd vsource type=sine freq=lk

// instantiate an rc filter
fl in out gnd my_rc r=lk c=lu

// run transient analysis
tranRsp tran start=0 stop=10m
```

Modifying abstol in the Cadence Analog Design Environment

Another way to modify absolute tolerances is to use the Spectre netlist quantity statement. A Spectre netlist quantity can be used to specify or modify information about particular types of signals, such as their units, absolute tolerances, and maximum allowed change per Newton iteration. The values specified on a quantity statement override any values specified in the disciplines.vams include file. For more information, see "Defining Quantities" on page 189.

Every nature has a corresponding quantity that can be accessed in the Spectre netlist. The name of the quantity is the access function of the nature.

The netlist file another_rc.ckt below contains two ahdl_include statements. The netlist file also contains a quantity definition that specifies an abstol of 1e-7 for the quantity V, which corresponds to the Voltage nature.

Note: When you are working in the Cadence analog design environment, each module file must include the disciplines. vams file. If you define a nature or discipline more than once and those definitions have different attributes, the simulator reports an error.

In the following example, the simulator processes the another_res.va and another_cap.va files separately because they are in separate ahdl_include statements. Consequently, each file must contain explicit definitions for the electrical discipline. To meet this requirement, both the another_res.va source file and the another_cap.va source file include the disciplines.vams file.

Getting Ready to Simulate

Here is the netlist that instantiates the two modules.

```
// netlist file
// file "another_rc.ckt", rc_filter test circuit
//
global gnd
simulator lang=spectre

ahdl_include "another_res.va"
ahdl_include "another_cap.va"

// input voltage to filter
il in gnd vsource type=sine freq=lk

// create the filter using resistor and capacitor
rl in out another_res r=lk
cl out gnd another_cap c=lu

// modify the abstol for the Voltage quantity
modifyV quantity name="V" abstol=le-7

// run transient analysis
tranRsp tran start=0 stop=10m
```

File another_res.va contains

```
// file "another_res.va", a simple resistor
`include "disciplines.vams"
module another_res(vp, vn);
inout vp, vn;
electrical vp, vn;
parameter real r = 0;
     analog
         V(vp, vn) \leftarrow r*I(vp, vn);
endmodule
File another_cap.va contains
// file "another_cap.va", a simple capacitor
`include "disciplines.vams"
module another_cap(vp, vn);
inout vp, vn;
electrical vp, vn;
parameter real c = 1n;
     analog
          I(vp, vn) \leftarrow c*ddt(V(vp, vn));
endmodule
```

Cadence Verilog-A Language Reference Getting Ready to Simulate



Unsupported Elements of Verilog-A

The Cadence[®] Verilog[®]-A language is specified in Annex C of the *Verilog-AMS Language Reference Manual: Analog & Mixed-Signal Extensions to Verilog HDL*, produced by Open Verilog International.

The Cadence implementation of Verilog-A does not support the following elements of the specified Verilog-A language.

- The following two aspects of hierarchy:
 - Ordered parameter lists in hierarchical instantiation
 - Named nodes in hierarchical instantiation
- Hierarchical names, except for node.potential.abstol and node.flow.abstol, which are supported
- Derived natures
- Using 1 'b1 constant specification
- Parameters used to specify ranges for the generate statement
- Parameter arrays
- The defparam statement
- The genvar statement
- The ground declaration
- Nested use of the ddt operator
- String parameters and variables
- The following four aspects of functions:
 - Arrays passed to functions
 - Nodes passed to functions

Unsupported Elements of Verilog-A

		Access functions used inside functions		
		Accessing variables defined in a function's parent module		
The following three aspects of input and output:				
		String variables		
		The %b format character		
		The \ddd octal specification of a character		
l	Vec	Vector branches		
l	Vec	Vector arguments for simulator functions		
l	The	The concatenation operator		
l	Lap	aplace transforms taking parameter-sized arrays as arguments		
l	Par	arameter-sized ports		
l	Enf	nforcement of input, output, and inout		
l	The	The following system tasks		
		\$realtime scaled to the 'timescale directive		
		\$stime		
		\$time		
		\$monitor and \$fmonitor		
		The %b, %o, and %h specifications for \$display, \$fdisplay, \$write, \$fwrite, \$monitor, \$fmonitor, \$strobe, and \$fstrobe		
		\$monitor off/on		
		\$printtimescale		
		\$timeformat		
		\$bitstoreal		
		\$itor		
		\$realtobits		
		\$rtoi		
		\$readmen used with the %b, %h, and %r specifications.		

January 2004 466 Product Version 5.1

Cadence Verilog-A Language Reference Unsupported Elements of Verilog-A

Annex C of

Cadence Verilog-A Language Reference Unsupported Elements of Verilog-A

Updating Verilog-A Modules

The Verilog-A language is a subset of Verilog-AMS, but some of the language elements in that subset have changed since Verilog-A was released by itself. As a consequence, you might need to revise your Verilog-A modules before using them as Verilog-AMS modules. The following table highlights the differences.

Feature	Independent Verilog-A	Verilog-AMS	Change type
Analog time	\$realtime	\$abstime	New
Empty discipline	Predefined as type wire	Type not defined	Default definition
Implicit nodes	'default_nodetype discipline_identifier default: wire	default type: empty discipline, no domain type	Default definition
initial_step	Default = TRAN	Default = ALL	Default definition
final_step	Default = TRAN	Default = ALL	Default definition
\$realtime	<pre>\$realtime: timescale =1 sec</pre>	<pre>\$realtime: timescale 'timescale def=1n. See \$abstime</pre>	Definition
Discontinuity function	<pre>discontinuity(x)</pre>	<pre>\$discontinuity(x)</pre>	Syntax
Limiting exponential function	<pre>\$limexp(expression)</pre>	<pre>limexp(expression)</pre>	Syntax
Port branch access	I(a,a)	I(<a>)	Syntax
	Note: Cadence [®] Verilog-A supports only this form.	Note: This form is <i>not</i> supported in Cadence Verilog-A.	

Updating Verilog-A Modules

Feature	Independent Verilog-A	Verilog-AMS	Change type
Timestep control (maximum stepsize)	<pre>bound_step(const_ expression)</pre>	<pre>\$bound_step(expr)</pre>	syNtax
Continuous waveform delay	delay()	absdelay()	Syntax
User-defined analog functions	Function	Analog function	Syntax
Discipline domain	N/A, assumed continuous	Now continuous (default) and discrete	Extension
Time tolerance on timer functions	N/A	Supports additional time tolerance argument for timer()	Extension
Time tolerance on transition filter	N/A	Supports additional time tolerance argument for transition()	Extension
'default_nodetype	'default_nodetype	'default_discipline	Obsolete
Generate statement	generate	N/A	Obsolete
Null statement	;	Limited to case, conditional, and event statements	Obsolete

Suggestions for Updating Models

The remainder of this appendix describes some of these changes in greater detail and suggests ways of modifying your existing Verilog-A models so that they work in version 4.4.6 of Verilog-A and in version 1.0 of Verilog-AMS. The changes recommended here might not work with 4.4.5 or earlier versions of Verilog-A.

Current Probes

OVI Verilog-A 1.0 syntax for a current probe is $\mathbb{I}(a,a)$. OVI Verilog-AMS 2.0 changes this to $\mathbb{I}(a>)$.

Updating Verilog-A Modules

Suggested change: Put I (<a>) inside an `ifdef ___VAMS_ENABLE__, which makes the syntax effective only for Verilog-AMS. For example, change

Verilog-A warning: None

Analog Functions

OVI Verilog-A 1.0 declaration of an analog function is

function name;

OVI Verilog-AMS 2.0 uses the syntax

analog function name;

Suggested change: Prefix all function declarations by the word analog. For example, change

```
function real foo;

to
analog function real foo;
```

Verilog-A warning: None

NULL Statements

OVI Verilog-A 1.0 allows NULL statements to be used anywhere in an analog block. OVI Verilog-AMS 2.0 allows NULL statements to be used only after case statements or event control statements.

Suggested change:

Remove illegal NULL statements. For example, change

```
begin end;
```

to

Updating Verilog-A Modules

begin end

Verilog-A warning: None

inf Used as a Number

Spectre Verilog-A allows 'inf to be used as a number. OVI Verilog-AMS 2.0 allows 'inf to be used only on ranges.

Suggested change:

Change all illegal references to 'inf to a large number such as 1M. For example, change;

parameter real points_per_cycle = inf from [6:inf];

to

parameter real points_per_cycle = 1M from [6:inf];

Verilog-A warning: None

Changing Delay to Absdelay

OVI Verilog-A 1.0 uses delay as the analog delay operator but OVI Verilog-AMS 2.0 uses absdelay.

Suggested change: Change delay to absdelay.

Verilog-A warning: None

Changing \$realtime to \$abstime

OVI Verilog-A 1.0 uses \$realtime as absolute time but OVI Verilog-AMS 2.0 uses \$abstime.

Suggested change: Change \$realtime to \$abstime.

Verilog-A warning: Yes

Changing bound_step to \$bound_step

OVI Verilog-A 1.0 uses bound_step for step bounding but OVI Verilog-AMS 2.0 uses \$bound_step.

Updating Verilog-A Modules

Suggested change: Change bound_step to \$bound_step.

Verilog-A warning: None

Changing Array Specifications

OVI Verilog-A 1.0 uses [] to specify arrays but OVI Verilog-AMS 2.0 uses {}.

Suggested change: Change [] to {}. For example, change

```
to
svcvs #(.poles([-2*`PI*bw,0])) output_filter
to
svcvs #(.poles({-2*`PI*bw,0})) output_filter
```

Verilog-A warning: None

Chained Assignments Made Illegal

Spectre-Verilog-A allows chained assignments, such as x=y=z, but OVI Verilog-AMS 2.0 makes this illegal.

Suggested change: Break chain assignments into single assignments. For example, change

```
x=y=z;
to
y = z; x = y;
```

Verilog-A warning: None

Real Argument Not Supported as Direction Argument

Spectre-Verilog-A allows real numbers to be used for the arguments of @cross and last_crossing but OVI Verilog-AMS 2.0 makes this illegal.

Suggested change: Change the real numbers to integers. For example, change

```
@(cross(V(in),1.0) begin
to
@(cross(V(in),1) begin
```

Verilog-A warning: None

Updating Verilog-A Modules

\$limexp Changed to limexp

OVI Verilog-A 1.0 uses \$limexp, but OVI Verilog-AMS 2.0 uses limexp.

Suggested change: Change \$limexp to limexp. For example, change

```
I(vp,vn) <+ is * ($limexp(vacross/$vt) - 1);

to
I(vp,vn) <+ is * (limexp(vacross/$vt) - 1);</pre>
```

Verilog-A warning: None

'if 'MACRO is Not Allowed

Spectre-Verilog-A allows users to type 'if 'MACRO, but OVI Verilog-AMS 2.0, 1.0 and 1364 say this is illegal.

Suggested change: Change 'if 'MACRO to 'if MACRO (Do not use the tick mark for the macro). For example, change

```
`ifdef `CHECK_BACK_SURFACE

to

`ifdef CHECK BACK SURFACE
```

Verilog-A warning: None

\$warning is Not Allowed

Spectre-Verilog-A supports \$warning, but OVI Verilog-AMS 2.0, 1.0 and 1364 do not support this as a standard built-in function.

Suggested change: Change \$warning to \$strobe.

Verilog-A warning: None

discontinuity Changed to \$discontinuity

OVI Verilog-A 1.0 uses discontinuity, but OVI Verilog-AMS 2.0 uses \$discontinuity.

Suggested change: Change discontinuity to \$discontinuity.

Verilog-A warning: None

J

Creating ViewInfo for an ahdl Cellview

This appendix describes a SKILL function that you can use to update the CDF information for an ahdl cellview. You might need to do this after copying a cellview.

ahdlUpdateViewInfo

```
ahdlUpdateViewInfo( t_lib [?cell tl_cell [?view tl_view]] )
```

Description

Updates cellview CDF information. During the update, ahdlUpdateViewInfo: 1) parses the Verilog-A or SpectreHDL modules that define the specified cellviews; 2) issues any necessary error messages; 3) updates the cellview CDF information.

Arguments

t_lib	Name of the library to be updated.
tl_cell	Name or list of names of cells to be updated. If $t1_cell$ is omitted, the function updates every veriloga and ahdl cellview in the library.
tl_view	Name or list of names of cellviews to be updated. If $t1_view$ is omitted, the function updates every veriloga and ahdl cellview associated with the specified cell.

Example 1

```
ahdlUpdateViewInfo("myLibrary")
```

Updates all the veriloga and ahdl cellviews in a library.

Creating ViewInfo for an ahdl Cellview

Example 2

```
ahdlUpdateViewInfo("myLibrary" ?cell "res" "cmp" "opamp")
```

Updates three cells in a library.

Example 3

ahdlUpdateViewInfo("myLibrary" ?cell "res" ?view "veriloga"

Updates one specified cellview.

Glossary

Α

analog HDL

An analog hardware description language for describing analog circuits and functions.

В

behavioral description

The mathematical mapping of inputs to outputs for a module, including intermediate variables and control flow.

behavioral model

A version of a module with a unique set of parameters designed to model a specific component.

block

A level within the behavioral description of a module, delimited by begin and end.

branch

A path between two nodes. Each branch has two associated quantities, a potential and a flow, with a reference direction for each.

C

component

The fundamental unit within a system. A component encapsulates behavior and structure. Modules and models can represent a single component, or a component with many subcomponents.

constitutive relationships

The expressions and statements that relate the outputs, inputs, and parameters of a module. These relationships constitute a behavioral description.

continuous context

The context of statements that appear in the body of an analog block.

Glossary

control flow

The conditional and iterative statements that control the behavior of a module. These statements evaluate variables (counters, flags, and tokens) to control the operation of different sections of a behavioral description.

child module

A module instantiated inside the behavioral description of another, "parent" module.

D

declaration

A definition of the properties of a variable, node, port, parameter, or net.

discipline

A user-defined binding of potential and flow natures and other attributes to a net. Disciplines are used to declare analog nets and can also be used as part of the declaration of digital nets.

dynamic expression

An expression whose value is derived from the evaluation of a derivative (the ddt function). Dynamic expressions define time-dependent module behavior. Some functions cannot operate on dynamic expressions.

Ε

element

The fundamental unit within a system, which encapsulates behavior and structure (also known as a *component*).

F

flow

One of the two fundamental quantities used to simulate the behavior of a system. In electrical systems, flow is current.

G

global declarations

Declarations of variables and parameters at the beginning of a behavioral description.

Glossary

ground

The reference node, which has a potential of zero.

instance

A named occurrence of a component created from a module definition. One module definition can occur in multiple instances.

instantiation

The process of creating an instance from a module definition or simulator primitive, and defining the connectivity and parameters of that instance. (Placing an instance in a circuit or system.)

Н

hierarchical system

A system in which the components are also systems.

Κ

Kirchhoff's Laws

Physical laws that define the interconnection relationships of nodes, branches, potentials, and flows. Kirchhoff's Laws specify a conservation of flow in and out of a node and a conservation of potential around a loop of branches.

L

level

One block within a behavioral description, delimited by a pair of matching keywords such as begin-end, discipline-enddiscipline.

leaf component

A component that has no subcomponents.

M

module

A definition of the interfaces and behavior of a component.

Glossary

Ν

nature

A named collection of attributes consisting of units, tolerances, and access function names.

NR method

Newton-Raphson method. A generalized method for solving systems of nonlinear algebraic equations by breaking them into a series of many small linear operations ideally suited for computer processing.

node

A connection point of two or more branches in a graph. In an electrical system, and equipotential surface can be modeled as a node.

nondynamic expression

An expression whose derivative with respect to time is zero for every point in time.

Ρ

parameter

A variable used to characterize the behavior of an instance of a module. Parameters are defined in the first section of a module, the module interface declarations, and can be specified each time a module is instantiated.

parameter declaration

The statement in a module definition that defines the instance parameters of the module.

port

The physical connection of an expression in an instantiating (parent) module with an expression in an instantiated (child) module. A port of an instantiated module has two nets, the upper connection, which is a net in the instantiating module, and the lower connection, which is a net in the instantiated module.

potential

One of the two fundamental quantities used to simulate the behavior of a system. In electrical systems, potential is voltage.

primitive

A basic component that is defined entirely in terms of behavior, without reference to any other primitives.

Glossarv

probe

A branch introduced into a circuit (or system) that does not alter the circuit's behavior, but lets the simulator read the potential or flow at that point.

R

reference direction

A convention for determining whether the flow through a branch, the potential across a branch, or the flow in or out of a terminal, is positive or negative.

reference node

The global node (which has a potential of zero) against which the potentials of all single nodes are measured. In an electrical system, the reference node is ground.

run-time binding (of sources)

The conditional introduction and removal of potential and flow sources during a simulation. A potential source can replace a flow source and vice versa.

S

scope

The current nesting level of a block.

seed

A number used to initialize a random number generator, or a string used to initialize a list of automatically generated names, such as for a list of pins.

signal

- 1. A hierarchical collection of nets that, because of port connections, are contiguous.
- 2. A single valued function of time, such as voltage or current in a transient simulation.

structural definitions

Instantiating modules inside other modules through the use of module definitions and declarations to create a hierarchical structure in the module's behavioral description.

source

A branch introduced between two nodes to contribute to the potential and flow of those nodes.

Glossary

system

A collection of interconnected components that produces a response when acted upon by a stimulus.

٧

Verilog®-A

A language for the behavioral description of continuous-time systems that uses a syntax similar to digital Verilog.

Verilog-AMS

A mixed-signal language for the behavioral description of continuous-time and discrete-time systems that uses a syntax similar to digital Verilog.

Index

Symbols	>= (greater than or equal) 82 >> (shift bits right) 83
! (logical negation) 81 != (not equal to) 82 - (binary minus) 81 - (unary minus) 81 " (double quote character), displaying 142 \$ (dollar sign), in identifiers 45 \$ display task 144 \$ dist_chi_square function 116 \$ dist_erlang function 117 \$ dist_exponential function 114 \$ dist_normal function 115 \$ dist_poisson function 115 \$ dist_uniform function 113 \$ fclose task 150 \$ fdisplay task 149, 150 \$ fopen task 146 \$ fstrobe task 149 \$ limexp analog operator 120 \$ random simulator function 112 \$ strobe description 141, 145 example of use 143 % (modulo) 82 % (percent character), displaying 142 & (bitwise binary and) 82 & (left parenthesis) 53	? and : (conditional operator) 85 @ (at-sign) operator 92 [(left bracket), using to include end point in range 53 \ (backslash) continuing macro text with 170 displaying 142 in escaped names 45] (right bracket), using to include end point in range 53 ^ (bitwise binary exclusive OR) 83 ^ (bitwise binary exclusive NOR) 83 _ (underscore), in identifiers 45 [(accent grave) 170 [define compiler directive modifying abstol with 460 syntax 170 tested by ifdef compiler directive 172 include compiler directive 172 include compiler directive 173 timescale compiler directive 173 undef compiler directive 172 [(bitwise binary or) 83] (logical or) 82 ~ (bitwise unary negation) 81 ~ (bitwise binary exclusive nor) 83
(tab character), displaying <u>142</u>) (right parenthesis) <u>53</u> * (multiply) <u>81</u>	Α
+ (binary plus) 81 + (unary plus) 81 + (unary plus) 81 .va file extension 456 .vha extension for files 456 / (divide) 81 /* (slash, asterisk), as comment marker 44 // (double slash), as comment marker 44 < (less than) 82 <+ (branch contribution operator) 68 << (shift bits left) 83 <= (less than or equal) 82 == (logical equals) 82 > (greater than) 82	abs function 88 absolute function 88 absolute paths 457 absolute tolerances modifying in Cadence analog design environment 462 modifying in standalone mode 460 used to evaluate convergence 254 absolute value model 355 abstol modifying in Cadence analog design environment 462 modifying in standalone mode 460

abstol attribute	limiting differential 339
in convergence 254	logarithmic 340
description <u>55</u>	operational <u>276</u>
requirements for <u>56</u>	sample-and-hold (ideal) 405
ac_stim simulator function 110	variable gain differential 350
accent grave (`), compiler directive	voltage deadband 286
designation <u>170</u>	voltage-controlled variable-gain <u>287</u>
access attribute	analog blocks
description <u>55</u>	format example 37
requirements for <u>56</u>	multiple blocks not allowed 37
access functions	placement <u>37</u>
name taken from discipline <u>106</u>	analog events 91 to 97
syntax <u>106</u>	cross 94
using in branch contribution	detecting <u>92</u>
statement <u>69</u>	detecting multiple 92
using to obtain values 106	final_step 93
using to set values 106	initial_step 93
acos function 89	timer 97
· · · · · · · · · · · · · · · · · · ·	
acosh function 89	analog HDL cellviews
ADC model	creating from scratch 185
8-bit <u>399</u>	creating from symbols or blocks 181
8-bit (ideal) <u>400</u>	analog HDL, defined as Verilog-A and
8-bit differential nonlinearity	SpectreHDL <u>175</u>
measurement <u>372</u>	analog multiplexer model 271
8-bit integral nonlinearity	analog operators
measurement 373	\$limexp <u>120</u>
ADC, definition 372	not allowed in for loop 74
Add Block form 180	listed <u>120</u>
adder model 356	not allowed in repeat loop 73
four numbers 357	restrictions on 120
full <u>319</u>	using in looping constructs 75
half <u>318</u>	not allowed in while loop 74
ahdl cellview, updating CDF information	analog-to-digital converter example 76
for 475	analog-to-digital converter model
ahdl cellviews	8-bit 399
creating with SpectreHDL-Editor 185	8-bit (ideal) 400
AHDL variables, saving 218	8-bit differential nonlinearity
ahdl variables, saving 218	measurement <u>372</u>
ahdl_include statements	8-bit integral nonlinearity
format <u>212</u>	measurement <u>373</u>
inserting manually for flat netlisting 213	analyses
syntax <u>459</u>	detecting first time step in 93
ahdlincludeFirst environment variable 191	detecting last time step in 93
ahdlUpdateViewInfo SKILL function 475	analysis function 108, 109
AM demodulator model 419	analysis types 109
AM modulator model 420	AND gate model 304
ammeter model 374	angular velocity <u>246, 247</u>
amplifier model $\frac{374}{327}$	arc-cosine function 89
current deadband 272	arc-hyperbolic cosine function 89
	arc-hyperbolic sine function 89
differential 332	arc-hyperbolic tangent function 89

arc-sine function 89 arc-tangent function 89 arc-tangent of x/y function 89 arrays as parameter values 162 assignment operator for 68 of integers, declaring 50 of reals, declaring 50 asin function 89 asinh function 89 assignment operator, procedural 68	blanks, as white space 44 block comment 44 blocks adding pins to 181 adding to schematic 180 analog 37 creating analog HDL cellviews from 181 definition 477 freeform 181 setting shape of 180
assignment statement, indirect branch 70 associated reference directions 27 association order, of operators 80 atan function 89	blowup attribute description <u>56</u> bound_step simulator function <u>103</u> braces, meaning of in syntax <u>21</u>
atan2 function 89 atanh function 89 attenuator model 421	brackets ([]) <u>53</u> branch contribution statement compared with procedural assignment
attributes abstol <u>55</u> access <u>55</u> blowup <u>56</u>	statement <u>69</u> cumulative effect of <u>69</u> incompatible with indirect branch assignment <u>71</u>
ddt_nature <u>56</u> huge <u>56</u> idt_nature <u>56</u> requirements <u>56</u> units <u>55</u> user-defined <u>55</u>	syntax <u>68</u> branch data type <u>64</u> branch terminals <u>64</u> branches declaring <u>64</u> definition <u>477</u>
using to define base nature 55 audio source model 422	flow, default value for 259 port 257 reference directions for 27 switch, creating 70
base natures declaring 55 description 54	switch, defined <u>259</u> switch, equivalent circuit model for <u>259</u> values associated with <u>27</u> built-in primitives <u>252</u> buses 62
behavioral characteristics, defining with internal nodes 41	buses <u>62</u> supported by analog HDL modules <u>179</u>
behavioral description, definition 477 behavioral model, definition 477 bidirectional ports 35	C
binary operators <u>81</u> binding, run-time, definition <u>481</u> bit error rate calculator model <u>423</u> bitwise operators AND 84	c or C format character 143 Cadence analog design environment creating analog HDL cellviews with 176 netlister 214 using multiple cellviews in 192
exclusive NOR <u>84</u> exclusive OR <u>84</u> inclusive OR <u>84</u> unary negation 85	Cadence analog design environment Simulation window 218 calling a user-defined function 153 capacitor model 289

untrimmed <u>283</u>	soft current 279
car	soft voltage 280
frame model 239	clocked JK flip-flop model 312
on bumpy road, netlist for 244	closing a file 150
system model 243	code generator model
case construct 72	2-bit <u>425</u>
CDF information, updating for ahdl	4-bit <u>426</u>
cellview <u>475</u>	comments
CDF Parameter of view cyclic field 195	in modules 44
CDF, definition <u>270</u> CDS_VLOGA_INCLUDE environment	in text macros <u>170</u>
variable 458	comparator example <u>127</u>
Cell Bindings table 208	comparator model 328
Cellview From Cellview form 188	compatibility
using to create analog HDL	of disciplines <u>59</u>
cellviews 182, 193	node connection requirements 160
cellviews	compensator model
associating with instances 198, 208	lag <u>297</u>
using Cadence analog design	lead 298
environment to create 176	lead-lag <u>299</u>
changing default parameters of,	compilation, conditional 172
example 206	compiler directives
creating from existing cellviews 193	`define <u>170</u>
creating multiple analog HDL 192	`ifdef <u>172</u>
creating with analog HDL editors 185	`include <u>172,</u> <u>173</u>
deleting parameters from 196	`resetall <u>173</u>
examining with Descend Edit 184	`timescale <u>173</u>
names for 192	`undef <u>172</u>
overriding parameter defaults of 194	designated by accent grave (`) 170
switching 197	list of <u>170</u>
example of 200	resetting to default values 173
type of, determined by tool 192	components
using multiple analog HDL 192	definition 477
Cellviews Need Saving form 199	conditional compilation 172
channel_descriptor, returned by	conditional operator <u>85</u>
\$fopen <u>146</u> charge meter model <u>385</u>	configuration
charge pump model 424	needed for multiple cellviews 194 opening in Cadence analog design
child modules	environment 194, 200
definition 478	connecting instances
instantiating 211, 214	example 159
chi-square distribution function 116	rules for 160
circuit fault model	conservative discipline 58
open <u>275</u>	conservative systems
short 278	conservative disciplines used to
circular integrator operator	define 63
example <u>125</u>	defined 27
using <u>123</u>	values associated with 27
clamp model	constant expression 80
hard current 273	constant power sink model 277
hard voltage 274	constants

integer <u>46</u> real 46	current-controlled voltage source 259 current-controlled voltage source
standard 268	model 292
string, used as parameters 163	1110dCl <u>232</u>
constants.vams file	
contents of 263	D
location of 457, 458	
role in simulation 457	d or D format character 143
constitutive equations 248	DAC model
constitutive relationships	8-bit 402
definition <u>252, 477</u>	8-bit (ideal) 403
use in nodal analysis 253	8-bit differential nonlinearity
constructs	measurement <u>375</u>
case <u>72</u>	8-bit integral nonlinearity
looping <u>75</u>	measurement <u>376</u>
procedural control <u>67</u>	DAC, definition 375
contribution statements, format 37, 68	damper model 393
control flow	data types
definition 478	branch <u>64</u>
describing behavior with 38	discipline <u>57</u>
controlled integrator model 329	integer number <u>50</u>
controlled sources 258	nature <u>54</u>
controller model	parameter <u>51</u>
proportional 300	real number <u>50</u>
proportional derivative 301	DC analysis
proportional integral 302 proportional integral derivative 303	value returned by idt during 122 DC motor model 324
proportional integral derivative 303 conventions, typographical 20	ddt operator (time derivative) 39, 121
convergence 253	ddt_nature attribute
converting real numbers to integers 51	description <u>56</u>
core model, magnetic 351	requirements for <u>56</u>
cos function 89	deadband amplifier model
cosh function 89	current 272
cosine function 89	voltage 286
Create New File form 185	deadband differential amplifier model 331
cross event 94	deadband model 330
cross function	decider model 427
syntax <u>94</u>	decimal logarithm function 88
cube model 358	decimator model 401
cubic root model 359	declarations
current clamp model	definition 478
hard <u>273</u>	global, definition 478
soft <u>279</u>	.def filename extension 269
current deadband amplifier model 272	default values, required for parameters <u>52</u>
current meter model 374	`define compiler directive
current source model	modifying abstol with 460
current-controlled 294	syntax <u>170</u>
voltage-controlled <u>293</u> current-controlled current source <u>259</u>	defining a function 152
current-controlled current source <u>259</u> current-controlled current source	delay operator <u>125</u> delaying continuously valued
model 294	waveform 125
<u>-0 .</u>	17470101111 <u>120</u>

delta probe model 377	environment 462
demodulator model	role in simulation 457
8-bit PCM <u>435</u>	discontinuities
AM 419	announcing <u>101</u>
FM 430	in switch branches 260
PM 439	discontinuity function
QAM 16-ary <u>441</u>	not required for switch branches 260
QPSK 444	syntax 101
derivative controller model	discrete-time finite difference
proportional 301	approximation 253
proportional integral 303	\$display task 144
derivative, time 121	displaying
derived nature 55	information 141
Descend dialog <u>201</u> Descend Edit command <u>184</u>	displaying waveforms of variables 219,
	221 Edict objection 116
detecting analog events 92	\$dist_chi_square function 116
differential amplifier model 332	\$dist_erlang function 117
deadband 331	\$dist_exponential function 114
limiting 339	\$dist_normal function 114
variable gain 350	\$dist_poisson function 115
differential signal driver model 333	\$dist_t function 117
differentiator model 334	\$dist_uniform function 113
digital phase locked loop model 428	distributions
digital to analog converter example 130	chi-square <u>116</u>
digital voltage controlled oscillator	Erlang 117
model <u>429</u>	exponential 114
digital-to-analog converter model	gaussian <u>114</u>
8-bit <u>402</u>	normal 114
8-bit (ideal) 403	Poisson 115
8-bit differential nonlinearity	Student's T 117
measurement <u>375</u>	uniform 113
8-bit integral nonlinearity	divider model 360
measurement <u>376</u>	DNL, definition 372
diode model 411	dollar signs, in identifiers 45
Schottky 418	domain
direction of ports, declaring 35	of hyperbolic functions 89
directions, reference 481	of mathematical functions 88
directives. See compiler directives	of trigonometric functions 89
disciplines	driver model
compatibility of <u>59</u> to <u>61</u>	differential signal 333
conservative <u>58</u>	D-type flip-flop model 311
declaring <u>57</u>	dynamic expression, definition 478
definition 478	
empty <u>58</u>	E
empty, declaring terminals with 62	E
scope of <u>58</u>	
signal-flow <u>58</u>	e or E format character 143
disciplines.vams file	Edit Object Properties form 203
contents of 263	8-bit parallel register model 322
location of <u>457</u> , <u>458</u>	8-bit serial register model 323
required in Cadence analog design	electromagnetic relay model 325

element, definition <u>478</u> else statement, matching with if	exponential function, limited 120 expressions
statement 72	constant 80
empty disciplines	definition 80
compatibility of <u>59</u>	dynamic, definition 478
definition 58	short circuiting of 86
example <u>58</u>	onor on calling of <u>oc</u>
predefined (wire) <u>59</u>	
endmodule keyword 32	F
enumerated values, as parameter	
values 163	f or F format character 143
environment functions 104	fault model
environment variables	open circuit 275
ahdlIncludeFirst <u>191</u>	short circuit 278
CDS_VLOGA_INCLUDE <u>458</u>	\$fclose task <u>150</u>
Erlang distribution function <u>117</u>	\$fdisplay task <u>149</u> , <u>150</u>
error calculation block model 296	files
error messages, forms of 453	closing <u>150</u>
escaped names	including at compilation time 172
defined <u>45</u>	opening <u>146</u>
in Cadence analog design	writing to 149
environment <u>189</u>	filters
Spectre 45	slew 129
using keywords as 449	transition 126
event OR operator 92	final_step event 93
events, analog 91 to 97	find event probe model 378
examples	find slope model 380
analog-to-digital converter 76	finite-difference approximation <u>253</u>
car <u>244</u>	flat netlisting
gearbox <u>248</u>	adding veriloga and ahdl to stop list
ideal relay 260	for 214
ideal sampled data integrator <u>140</u> inductor <u>39</u>	including files while using 213 instantiating modules in modules while
limiter 240	using 217
linear damper 239	flicker_noise simulator function 111
motor <u>230</u>	flip-flop model
rectifier <u>225</u>	clocked JK 312
RLC circuit 41	D-type <u>311</u>
road <u>240</u>	JK-type <u>314</u>
shock absorber 239	RS-type <u>316</u>
spring <u>238</u>	toggle-type <u>317</u>
thin-film transistor 231	trigger-type 317
thyristors <u>227</u>	flow
transformer <u>228</u>	default value for 259
voltage deadband amplifier 38	definition <u>478</u>
wheel <u>242</u>	in a conservative system 27
exclude keyword <u>53</u>	probes, definition 256
exp function 88	probes, in port branches 257
exponential distribution function <u>114</u>	sources, definition 257
exponential function <u>88</u>	sources, equivalent circuit model
exponential function model 361	for <u>258</u>

sources, switching to potential sources 259 flow law. See Kirchhoff's Laws, Flow Law flow-to-value converter model 335 FM demodulator model 430	ground nodes as assumed branch terminal 64 compatibility of 160 potential of 27
FM modulator model 431 \$fopen task 146 for loop statement 74	Н
formatting output 142 forms Add Block 180 Cellview From Cellview 182, 188, 193 Cellviews Need Saving 199 Create New File 185 Edit Object Properties 203 New Library 178 Open Configuration or Top Cellview 194 Simulation Environment Options 217 Symbol Generation 187 Technology File for New Library 178 four-number adder model 357 four-number subtractor model 371 freeform block shape 181 frequency meter model 381 frequency-phase detector model 432 \$fstrobe task 149	h or H format character 143 half adder model 318 half subtractor model 320 half wave rectifier model, two phase 409 hard current clamp model 273 hard voltage clamp model 274 HDLdebug debugger 19 hierarchical module instantiation 214 hierarchical name, displaying 142 Hierarchy Editor window 197 Hierarchy Editor, synchronizing with schematic 199 higher order systems 41 huge attribute description 56 hyperbolic cosine function 89 hyperbolic sine function 89 hyperbolic tangent function 89
full adder model 319 full subtractor model 321 full wave rectifier model, two phase 408 functions	hypot function <u>89</u> hypotenuse function <u>89</u> hysteresis model, rectangular <u>336</u>
access <u>106</u> environment <u>104</u> mathematical 87	I
user-defined <u>152</u>	-I Spectre option 212 IC analysis, value returned by idt during 122
G	ideal relay example 260 ideal sampled data integrator example 140
g or G format character 143 gain block 156 gap model, magnetic 352 gate pulses, used to control thyristors 227 gaussian distribution 114 gearbox behavioral description for 248 model 245 netlist for 249	identifiers 44 idt operator example 40 using in feedback configuration 123 idt_nature attribute description 56 requirements for 56 idtmod operator example 125
gearbox model 392 generate statement 75 global declarations, definition 478	using 123 `ifdef compiler directive 172 ignored code, restrictions on 172

impedance meter model 391 implicit models 262 `include compiler directive 172 include file, for variables to be displayed 223 indirect branch assignment statement 70	for higher order derivatives 39 in higher order systems 41 use 40
inductor	IV type flip flop model 211
module describing 39 inductor model 290 untrimmed 284	JK-type flip-flop model 314
inertia <u>247</u>	K
-inf (negative infinity) <u>53</u>	
infinity, indicating in a range <u>53</u>	keywords, list of 449
initial_step event	Kirchhoff's Laws definition 479
example of use 240 syntax 93	Flow Law <u>27, 252, 253, 254</u>
instances	illustrated <u>252</u>
associating cellviews with 198	use in nodal analysis 253
connecting with ports 158, 159	Potential Law <u>27, 252</u>
creating <u>156</u>	
definition 479	L
examining analog HDL modules bound to 201	L
labels for, in Cadence analog design	lag compensator model 297
environment 181	Laplace transforms
overriding parameter values in 160	numerator-denominator form 134
instantiating module description files in	numerator-pole form 134
netlists <u>458</u>	zero-denominator form 133
instantiation	zero-pole form 132
definition <u>479</u> hierarchical 458	laplace_nd Laplace transform 134 laplace_np Laplace transform 134
of non-Verilog-A modules 163	laplace_np Laplace transform 134 laplace_zd Laplace transform 133
statement. See module instantiation	laplace_zp Laplace transform 132
statement example	last_crossing simulator function
syntax <u>156</u>	improving accuracy of 104
integer	setting direction for 94, 103
constants 46	
data type <u>50</u>	laws, Kirchhoff's. See Kirchhoff's Laws
declaring <u>50</u> range allowed in Verilog-A <u>50</u>	lead compensator model <u>298</u> lead-lag compensator model <u>299</u>
integral controller model, proportional 302	left justifying output 142
integral derivative controller model,	level shifter model 315, 338
proportional <u>303</u>	level, definition 479
integral, time 121	libraries
integrator model 337	creating <u>176</u>
controlled 329	SpectreHDL models 269
saturating <u>345</u>	\$limexp analog operator 120
switched capacitor <u>407</u> interconnection relationships <u>252</u>	limited exponential function 120 limiter model 240
interface declarations, example 33	limiting differential amplifier model 339
internal nodes	linear conductor model 261

linear damper model 239 linear resistor model 261 In function 88 log function 88 logarithm function decimal 88 natural 88 logarithmic amplifier model 340 lowercase characters, required for SPICE- mode netlisting 460 LPF, definition 428	modulator model 8-bit PCM 436 AM 420 FM 431 PM 440 QPSK 445 quadrature amplitude 16-ary 443 module naming 214 module instantiation statement example 157, 159 module keyword 32
M	modules behavioral description <u>37</u>
.m suffix, required for models 218 M_1_Pl constant 268 M_2_Pl constant 268 M_2_SQRTPl constant 268 M_E constant 268 M_LN10 constant 268 M_LN2 constant 268 M_LOG10E constant 268 M_LOG2E constant 268 M_Pl constant 268 M_Pl_2 constant 268 M_Pl_2 constant 268 M_SQRT1_2 constant 268 M_SQRT1_2 constant 268 M_SQRT2 constant 268 M_TWO_Pl constant 268 macros. See text macros magnetic core model 351 magnetic gap model 352 magnetic winding model 353 mass model 394 mathematical functions 88 maximum (max) function 88 measurement model offset 382 slew rate 382, 387 mechanical damper model 393	capacitor example 39 child, definition 478 definition 32, 479 format 32 format example 32 hierarchy of 155 instantiating in other modules 156 interface declarations 33 internal nodes in 40 netlist instantiation of 42 using nodes in 63 non-Verilog-A 163 overview 32 RLC circuit example 41 top-level 155 transformer example 156 voltage deadband amplifier example 38 MOS thin-film transistor model 414 MOS transistor model (level 1) 412 motor model behavioral description for 230 DC 324 three-phase 326 multiple cellviews per instance 192 multiplexer model 341 multiplier model 362
mechanical mass model 394 mechanical restrainer model 395	N
mechanical spring model 397 messages, error 453 minimum (min) function 88 mixer model 432, 433 model file 218 models library of samples 269	N JFET transistor model 415 names, escaped 45 NAND gate model 305 natural log function model 363 natural logarithm function 88 natures
using in an analog HDL module 218	access function for 55

attributes <u>55</u> base, declaring <u>55</u> base, definition <u>54</u> declaring <u>54</u> definition <u>480</u>	normal distribution function 114 NOT gate model 307 NPN bipolar junction transistor model 416 NR method, definition 480
deriving from other natures <u>55</u> requirements for <u>54</u> netlists	0
creating 458 example using cellviews 204 flat 213 including analog HDL modules in 212 including files in 459 instantiating module description files in 42 n-channel TFT device 236 preparing to display waveforms 219,	o or O format character 143 offset measurement model 382 one-line comment 44 opamp model 276, 332 open circuit fault model 275 Open Configuration or Top CellView form 194 opening a file 146 operational amplifier model 276
222 typographic conventions used for 22 VCO2 example 215	operators ?? to <u>85</u> analog <u>120</u> association of <u>80</u>
New Library form 178 new-line characters	binary <u>81</u> bitwise <u>84</u>
as white space 44	circular integrator <u>123</u>
displaying 142 Newton-Raphson method definition 480	delay <u>125</u> idtmod <u>123</u> precedence of <u>80, 86</u>
used to evaluate systems 253	ternary <u>85</u>
90-degree phase shift model 342	time derivative <u>121</u>
nodal analysis 253	time integral <u>121</u>
node data type 62	unary <u>81</u>
nodes	or (event OR) 83
assumed to be infinitely small 252	OR gate model 306
connecting instances with 158	OR operator, event 92
declaring <u>62</u> definition 480	order of evaluation, changing 80 ordered lists, mapping nodes with 158
matching sizes required when	oscillator model
connected 160	digital voltage controlled 429
as module ports 63	voltage-controlled 448
reference, definition 481	overriding parameter values 160 to ??
reference, potential of 27	overview
scalar <u>62</u>	analog events <u>91</u>
values associated with 27	modules <u>32</u>
vector, declaring 62	system simulation 24
vector, definition 62	
ways of using 63 noise functions	P
flicker_noise 111	•
noise_table 111	P_C constant 268
noise source model 434	P_CELSIUS0 constant 268
noise_table simulator function 111	P_EPS0 constant 268
NOR gate model 308	P_H constant 268

P_K constant 268	pins
P_Q constant 268	adding to blocks 181
P_U0 constant 268	deleting <u>181</u>
parallel register model, 8-bit 322	direction of, in symbols 179
parameter declaration, definition 480	specifying information for 187
parameters	specifying name seed for 180
	PLL model 438
array values as 162	<u> </u>
changing during compilation <u>52</u>	digital <u>428</u>
changing value of when bound with an	PLL, definition 430
instance <u>195</u>	plotting variables 219, 221
changing value of when not bound with	PM demodulator model 439
an instance <u>196</u>	PM modulator model 440
must be constants <u>52</u>	Poisson distribution function 115
declaring <u>51</u>	polynomial model <u>364</u>
default value required <u>52</u>	port branches
defaults, overriding with Edit Object	contrasted with simple port 257
Properties form 194	monitoring flow with 257
definition 480	port bus, defining 63
deleting from cellviews 196	ports
dependence on other parameters 52	bidirectional <u>35</u>
enumerated values as 163	declaring 34
examining current values of 202	defining by listing nodes 63
names 36	direction, declaring 35
not displayed in Edit Object Properties	instance, mapping to defining module
form unless overridden 203	ports <u>157</u>
overriding values with module	names, using to connect instances 159
instantiation statement 160	type of, declaring 34
permissible values for, specifying 53	undeclared types as 34
string values as 163	potential
type specifier optional <u>52</u>	definition 480
type, specifying <u>52</u> parentheses	in electrical systems 27
	probes <u>256</u>
changing evaluation order with 80	sources, definition 257
using to exclude end point in range <u>53</u>	sources, equivalent circuit model
parsing, errors during 183	for <u>258</u>
paths 457	sources, switching to flow sources 259
absolute 457	potential law. See Kirchhoff's Laws 27
relative 457	power (pow) function 88
specifying with CDS_VLOGA_INCLUDE	power function model 365
environment variable 458	power meter model 383
PCM demodulator model, 8-bit 435	power sink model, constant 277
PCM modulator model, 8-bit 436	precedence of operators 80, 86
period of signal, example of	primitives
calculating <u>104</u>	definition 480
permissible values for parameters,	instantiating in Verilog-A modules 162
specifying <u>53</u>	probe model
phase detector	delta <u>377</u>
model <u>437</u>	find event 378
phase locked loop model 438	signal statistics <u>378, 380, 388</u>
digital 428	probes
phase shift model, 90-degree 342	definition <u>256, 481</u>

flow 256	syntax <u>46</u>
potential <u>256</u>	real numbers
reasons for using 256	converting to integers 51
procedural assignment statement 68	declaring <u>50</u>
procedural control constructs 67	range permitted 50
proportional controller model 300	reciprocal model 366
proportional derivative controller	rectangular hysteresis model 336
model <u>301</u>	rectifiers
proportional integral controller model 302	behavioral description for 228
proportional integral derivative controller	example <u>225</u>
model <u>303</u>	reference directions
pump model, charge 424	associated 27
· · · · · · · · · · · · · · · · · · ·	definition 481
	illustrated 27
Q	reference nodes
	compatibility of 160
Q (charge) meter model 385	definition 481
	potential of <u>27</u>
——————————————————————————————————————	
QPSK demodulator model 444	relative paths 457
QPSK modulator model 441, 445	relative tolerance 254
QPSK, definition 441	relay
quadrature amplitude 16-ary modulator	example 102
model <u>443</u>	relay model, electromagnetic 325
quadrature phase shift key demodulator	reltol (relative tolerance) 254
model <u>444</u>	repeat loop statement 73
quadrature phase shift key modulator	repeater model 344
model <u>445</u>	resetal compiler directive 173
quantities	resistor model 288
defining 189	self-tuning <u>281</u>
parameters for <u>190</u>	untrimmed 285
quantity statement	restrainer model 395
modifying absolute tolerances with 462	rise times, setting default for 173
syntax <u>189</u>	RLC circuit <u>40</u> , <u>41</u>
quantity.spectre file	RLC circuit model 261
overriding values in <u>190, 191</u>	rms, definition 374
specifying quantities with 189	road model <u>240,</u> <u>396</u>
quantizer model 343	RS-type flip-flop model 316
	rules, for connecting instances 160
_	run time binding, definition 481
R	
	•
random bit stream generator model 446	S
random numbers, generating 112	
\$random simulator function 112	s or S format character 143
range	sample-and-hold amplifier model
for integer numbers 50	(ideal) <u>405</u>
for real numbers 50	sampler model 386
rate of change, controlling with slew	saturating integrator model 345
filter 129	saveahdlyars option 218
real constants	saving AHDL variables 218
scale factors for 47	scalar node 62
Scale lactors for 41	30aiai 11000 <u>02</u>

	A 11
scale factors, for real constants 47	\$dist_uniform <u>113</u>
schematic cellviews	\$random <u>112</u>
instantiating in analog HDL	ac_stim <u>110</u>
components 216	analysis <u>108</u>
opening 194	bound_step 103
opening in Cadence analog design	discontinuity 101
environment 200	flicker_noise 111
rules for instantiating in analog HDL	last_crossing 103
modules 216	noise_table 111
	white_noise 110
Schottky diode model 418	sin function 89
scope	sine function 89
definition 481	single shot model 406
named block defines new 71	sinh function 89
of discipline identifiers <u>58</u>	sink model, constant power 277
rules <u>45</u>	sinusoidal source
self-tuning resistor model <u>281</u>	swept, model 346
serial register model, 8-bit 323	variable frequency, model 349
shifter model, level 315, 338	sinusoidal stimulus, implementing with
shock absorber model 239	ac_stim <u>110</u>
short circuit fault model 278	sinusoidal waveforms, controlling with slew
short circuiting, of expressions 86	filter <u>130</u>
Show Instance Table button 208	sizes, of connected terminals and
sigma-delta converter model (first	nodes <u>160</u>
order) <u>404</u>	SKILL functions,
signal driver model, differential 333	schHiCreateBlockInst 181
signal statistics probe model 378, 380, 388	slew filter 129
signal values	slew rate measurement model 382, 387
modifying with branch contribution	smoothing piecewise constant
statement <u>68</u>	waveforms 126
obtaining and setting 106	soft current clamp model 279
signal-flow discipline 58	soft voltage clamp model $\frac{280}{280}$
signal-flow systems	source model
modeling supported by Verilog-A <u>27</u>	audio <u>422</u>
signal-flow disciplines used to	noise 434
define 63	swept sinusoidal 346
signed number model 367	three-phase 347
signs, requesting in output 142	variable frequency sinusoidal 349
simple implicit diode model 262	sources
simulation	controlled <u>258</u>
overview <u>24</u>	current-controlled current 259
preparing for 455	current-controlled voltage 259
Simulation Environment Options form 217	definition <u>256, 481</u>
simulation environment, querying 104	flow 257
simulator functions	linear conductor model 261
\$dist_chi_square 116	linear resistor model 261
: = = ! —	
\$dist_erlang 117	potential <u>257</u>
\$dist_exponential 114	reasons for using 256
\$dist_normal <u>114</u>	RLC circuit model 261
\$dist_poisson <u>115</u>	simple implicit diode model <u>262</u>
\$dist_t <u>117</u>	unassigned <u>259</u>

voltage-controlled current 258	creating analog HDL cellviews
voltage-controlled voltage 258	from <u>181</u>
space, white <u>44</u>	syntax
spaces, displaying or printing 142	definition operator (::=) <u>20</u>
special characters, displaying 142	error <u>453</u> typographical conventions for <u>20</u>
Spectre netlist file 458	syntax checking, in Cadence analog design
primitives, instantiating in Verilog-A	environment 183
modules 162	systems
SpectreHDL	conservative <u>27</u>
sample model library 269	definition 25
SpectreS 175	<u>=</u>
SpectreSVerilog 175	_
SpectreVerilog 175	Τ
SPICE-mode netlisting, naming	
requirements for 460	tab characters
spring model <u>238, 397</u>	as white space 44
sqr function 88	displaying <u>142</u>
square brackets, meaning of, in syntax 21	tan function 89
square model 368	tangent function 89
square root function <u>88</u>	tanh function 89
square root model 369	technology file 178
standard constants 268	Technology File for New Library form 178
strings, as parameter values 163	terminals
\$strobe	as defined for gearbox 246
description 141, 145	branch <u>64</u>
example 143 extructural definitions definition 481	ternary operator <u>85</u> text editor, using to create modules <u>186</u>
structural definitions, definition 481 structural descriptions, undeclared port	text editor, using to create modules 186 text macros
types in 34	defining 170
Student's T distribution function 117	restrictions on 171
subtractor model 370	undefining 172
four numbers 371	thin-film MOSFET 231
full <u>321</u>	thin-film transistor (TFT) mode 231
half $\overline{320}$	third-order polynomial function model 364
svcvs primitive 162	three-phase motor model 326
swept sinusoidal source	three-phase source model 347
model <u>346</u>	thyristor model <u>410</u>
switch branches <u>70</u> , <u>259</u> , <u>260</u>	thyristors
switch model 295	behavioral description for 227
Switch View List	compared to diodes 226
illustrated 217	time derivative operator 121
modifying with Hierarchy Editor 217	time integral operator 121
switched capacitor integrator model 407	time step, bounding 103
symbol cellviews, creating from analog HDL	time-points, placed by transition filter 126
cellviews <u>187</u>	timer event <u>97</u>
Symbol Editor 181 Symbol Generation form 187	timer function <u>97</u> `timescale compiler directive
Symbol Generation form 187 symbols	not reset by `resetall directive 173
copying 179	syntax 173
creating 179, 186	toggle-type flip-flop model 317

tolerances	V
absolute <u>254</u>	•
relative <u>254</u>	.va file extension 456
top-down design <u>180</u>	value-to-flow converter model 348
torque 246	variable frequency sinusoidal source
transformer model, two-phase 354 transformer, behavioral description for 228	model <u>349</u>
transient analysis 253	variable-gain amplifier model, voltage-
transistor model	controlled <u>287</u> variable-gain differential amplifier
MOS (level 1) 412	model 350
MOS thin-film 414	variables
N JFET 415	displaying waveforms of 219, 221
NPN bipolar junction 416	variables, AHDL, saving <u>218</u>
transition filter	VCO model 448
not recommended for smoothly varying waveforms 127	VCO, definition <u>428</u>
syntax <u>126</u>	vector nodes, definition <u>62</u>
transmission channel model 447	Verilog, digital cannot instantiate below analog HDL
triangular wave source, example 101	module 217
trigger-type flip-flop model 317	wiring to analog HDL components 217
trigonometric functions 88	Verilog-A
two-phase transformer model 354	definition <u>482</u>
type specifier, optional on parameter declaration 52	.va extension for files 456
	veriloga cellviews
	creating with VerilogA-Editor <u>185</u> vertical bars, meaning of, in syntax <u>21</u>
U	.vha extension for files $\frac{456}{}$
	VHDL
unary operators	cannot instantiate below analog HDL
defined <u>81</u>	module. <u>217</u>
precedence of <u>81</u> unassigned sources <u>259</u>	wiring to analog HDL components 217
`undef compiler directive 172	VHDL-A files, signaled with .vha
undefining text macros 172	extension 456 voltage clamp model
underscore, in identifiers 45	hard 274
uniform distribution function 113	soft <u>280</u>
units (scale factors) for real numbers 47	voltage deadband amplifier 38
units attribute description <u>55</u>	model <u>286</u>
requirements for <u>56</u>	voltage meter model 390
untrimmed capacitor model 283	voltage source model
untrimmed inductor model 284	current-controlled <u>292</u> voltage-controlled <u>291</u>
untrimmed resistor model 285	voltage-controlled current source 258
user-defined functions	voltage-controlled current source
calling 153	model <u>293</u>
declaring <u>152</u> restrictions on <u>152</u>	voltage-controlled oscillator
1630100013 011 1 <u>102</u>	model <u>448</u>
	model, digital 429
	voltage-controlled variable-gain amplifier model 287

voltage-controlled voltage source voltage-controlled voltage source model 291

W

waveforms, displaying 219, 221 wheel model 242, 398 while loop statement 74 white space 44 white_noise simulator function 110 winding model, magnetic 353 wire (predefined empty discipline) 59 writing to a file 149

X

XNOR gate model 310 XOR gate model 309

Z

Z (impedance) meter model 391 zero crosses, detecting zi_nd Z-transform filter zi_np Z-transform filter 139 zi_zd Z-transform filter 138 zi_zp Z-transform filter 137 Z-transforms introduction 137 numerator-denominator form 139 numerator-pole form 139 zero-denominator form 138 zero-pole form 137