

CS415 Compilers Register Allocation and Introduction to Instruction Scheduling

These slides are based on slides copyrighted by Keith Cooper, Ken Kennedy & Linda Torczon at Rice University

RUTGERS Announcement

- Two lectures merged into one today
- No class on February 25th (recitation goes on)

RUTGERS Review: F - Set of Feasible Registers

Allocator may need to reserve registers to ensure feasibility

- Must be able to compute addresses
- Requires some minimal set of registers, F
- → F depends on target architecture
 F contains registers to make spilling work
 - (set F registers "aside", i.e., not available for register assignment)

Notation:

k is the number of registers on the target machine

RUTGERS Live Range of a Value (Virtual Register)

A value is live between its definition and its uses

- Find definitions $(x \leftarrow ...)$ and uses $(y \leftarrow ... \times ...)$
- From definition to <u>last</u> use is its *live range*
 - → How does a second definition affect this?
- Can represent live range as an interval [i,j] (in block)
 - → live on exit

Let *MAXLIVE* be the maximum, over each instruction *i* in the block, of the number of values (pseudo-registers) live at *i*.

- If MAXLIVE $\leq k$, allocation should be easy
- If MAXLIVE $\leq k$, no need to reserve F registers for spilling
- If MAXLIVE > k, some values must be spilled to memory

Finding live ranges is harder in the global case

RUTGERS Top-down Versus Bottom-up Allocation

Top-down allocator

- Work from "external" notion of what is important
- Assign virtual registers in priority order
- Register assignment remains fixed for entire basic block (entire live range)
- Save some registers for the values relegated to memory (feasible set F)

Bottom-up allocator

- Work from detailed knowledge about problem instance
- Incorporate knowledge of partial solution at each step
- Register assignment may change across basic block (different register assignments for different parts of live range)
- Save some registers for the values relegated to memory (feasible set F)

RUTGERS Top-down Allocator

The idea:

- Keep busiest values in a register
- Use the feasible (reserved) set, F, for the rest

Algorithm (using a heuristic):

- Rank values by number of occurrences may or may not use explicit live ranges
- Allocate first k F values to registers
- Rewrite code to reflect these choices

SPILL: Move values with no register into memory (add LOADs & STOREs)

RUTGERS An Example

> Here is a sample code sequence

```
| load | 1028 | \Rightarrow r1 | // r1 \leftarrow 1028 | load | r1 | \Rightarrow r2 | // r2 \leftarrow MEM(r1) == y | mult | r1, r2 | \Rightarrow r3 | // r3 \leftarrow 1028 \cdot y | load | 5 | \Rightarrow r4 | // r4 \leftarrow 5 | sub | r4, r2 | \Rightarrow r5 | // r5 \leftarrow 5 \cdot y | load | 8 | \Rightarrow r6 | // r6 \leftarrow 8 | mult | r5, r6 | \Rightarrow r7 | // r7 \leftarrow 8 \cdot (5 \cdot y) | sub | r7, r3 | \Rightarrow r8 | // r5 \leftarrow 8 \cdot (5 \cdot y) - (1028 \cdot y) | store | r8 | \Rightarrow r1 | // MEM(r1) \leftarrow 8 \cdot (5 \cdot y) - (1028 \cdot y)
```

> Live Ranges

```
loadI
           1028 \Rightarrow r1 // r1
         r1 \Rightarrow r2 // r1 r2
  load
  mult r1, r2 \Rightarrow r3 // r1 r2 r3
                \Rightarrow r4 // r1 r2 r3 r4
  loadI
5
        r4, r2 \Rightarrow r5 // r1 r3 r5
  sub
                \Rightarrow r6 // r1 r3 r5 r6
 loadI
        r5, r6 \Rightarrow r7 // r1 r3
                                                 r7
  mult
         r7, r3 \Rightarrow r8 // r1
  sub
                                                     r8
        r8 \Rightarrow r1
                            //
  store
```

NOTE: live sets on exit of each instruction

RUTGERS

$$Rx + Ry \rightarrow Rz$$

Assume two physical registers

> Top down (3 physical registers: ra, rb, rc)

```
1 | loadI | 1028 | \Rightarrow r1 | // r1 | 2 | load | r1 | \Rightarrow r2 | // r1 r2 | 3 | mult | r1, r2 | \Rightarrow r3 | // r1 r2 r3 | 4 | loadI | 5 | \Rightarrow r4 | // r1 r2 r3 r4 | 5 | sub | r4, r2 | \Rightarrow r5 | // r1 | r3 | r5 | 6 | loadI | 8 | \Rightarrow r6 | // r1 | r3 | r5 r6 | 7 | mult | r5, r6 | \Rightarrow r7 | // r1 | r3 | r7 | 8 | sub | r7, r3 | \Rightarrow r8 | // r1 | r8 | 9 | store | r8 | \Rightarrow r1 | //
```

 \triangleright Consider statements with MAXLIVE \triangleright (k-F)

Spill heuristic: - number of occurrences of virtual register

- length of live range (tie breaker)

memory layout > Top down (3 physical registers: ra, rb, rc) 0 spill addresses loadI $1028 \Rightarrow r1 // r1$ r1 \Rightarrow r2 // r1 r2 load 1024 $r1, r2 \Rightarrow r3 // r1 r2 r3$ mult \Rightarrow r4 // r1 r2 r3 r4 loadI data 5 6 $r4, r2 \Rightarrow r5 // r1 r3 r5$ sub addresses \Rightarrow r6 // r1 r3 r5 r6 loadI $r5, r6 \Rightarrow r7 // r1 r3$ mult $r7, r3 \Rightarrow r8 // r1$ sub r8 store $r8 \Rightarrow r1$ //

Consider statements with MAXLIVE > (k-F)

Spill heuristic: - number of occurrences of virtual register

- length of live range (tie breaker)

Note: EAC Top down algorithm does not look at live ranges and MAXLIVE, but counts overall occurrences across entire basic block

> Top down (3 physical registers: ra, rb, rc)

```
loadI
            1028 \Rightarrow ra //r1
         ra \Rightarrow rb // r1 r2
  load
       ra, rb \Rightarrow f1 // r1 r2 r3
  mult
  store* f1 \Rightarrow 10 // spill code
        5 \Rightarrow rc // r1 r2 r3 r4
  loadI
4
5
6
7
        rc, rb \Rightarrow rb // r1 r3
  sub
                                           r5
                \Rightarrow rc // r1 r3 r5 r6
  loadI
        rb, rc \Rightarrow rb // r1 r3
  mult
         10 \Rightarrow f1 // spill code
  load*
         rb, f1 \Rightarrow rb // r1
  sub
                                                      r8
                             //
  store
            rb \Rightarrow ra
```

Insert spill code for every occurrence of spilled virtual register in basic block

RUTGERS Spill code

- A virtual register is spilled by using only registers from the feasible set (F), not the allocated set (k-F)
- How to insert spill code, with F = {f1, f2, ...}?
 - → For the definition of the spilled value (assignment of the value to the virtual register), use a feasible register as the target register and then use an additional register to load its address in memory, and perform the store:

```
add r1, r2 \Rightarrow f1 loadI @f \Rightarrow f2 // value lives at memory location @f store f1 \Rightarrow f2
```

→ For the use of the spilled value, load value from memory into a feasible register:

```
loadI @f ⇒ f1
load f1 ⇒ f1
add f1, r2 ⇒ r1
```

How many feasible registers do we need for an add instruction?

The idea:

- Focus on replacement rather than allocation
- Keep values "used soon" in registers
- Only parts of a live range may be assigned to a physical register (≠ top-down allocation's "all-or-nothing" approach)

Algorithm:

- Start with empty register set
- Load on demand
- When no register is available, free one

Replacement (heuristic):

- Spill the value whose next use is farthest in the future
- Sound familiar? Think page replacement ...

RUTGERS Our Example again

> Here is a sample code sequence

```
| load | 1028 | \Rightarrow r1 | // r1 \leftarrow 1028 | load | r1 | \Rightarrow r2 | // r2 \leftarrow MEM(r1) == y | mult | r1, r2 | \Rightarrow r3 | // r3 \leftarrow 1028 \cdot y | load | 5 | \Rightarrow r4 | // r4 \leftarrow 5 | sub | r4, r2 | \Rightarrow r5 | // r5 \leftarrow 5 \cdot y | load | 8 | \Rightarrow r6 | // r6 \leftarrow 8 | mult | r5, r6 | \Rightarrow r7 | // r7 \leftarrow 8 \cdot (5 \cdot y) | sub | r7, r3 | \Rightarrow r8 | // r5 \leftarrow 8 \cdot (5 \cdot y) - (1028 \cdot y) | store | r8 | \Rightarrow r1 | // MEM(r1) \leftarrow 8 \cdot (5 \cdot y) - (1028 \cdot y)
```

RUTGERS Our Ex

Our Example: Live Ranges

> Live Ranges

```
1028 \Rightarrow r1 // r1
  loadI
            r1 \Rightarrow r2 // r1 r2
  load
  mult r1, r2 \Rightarrow r3 // r1 r2 r3
                 \Rightarrow r4 // r1 r2 r3 r4
  loadI
5
         r4, r2 \Rightarrow r5 // r1 r3 r5
  sub
                 \Rightarrow r6 // r1 r3 r5 r6
 loadI
        r5, r6 \Rightarrow r7 // r1 r3
  mult
                                                  r7
         r7, r3 \Rightarrow r8 // r1
  sub
                                                      r8
          r8 \Rightarrow r1
                             //
  store
```

NOTE: live sets on exit of each instruction

Bottom up (3 registers)

```
0
                                                                   spill
                                                                   addresses
  loadI
             1028
                     \Rightarrow r1 // r1
                 \Rightarrow r2 // r1 r2
  load
             r1
                                                  1024
             r1, r2 \Rightarrow r3 // r1 r2 r3
  mult
                     \Rightarrow r4 // r1 r2 r3 r4
  loadI
5
                                                              data
             r4, r2 \Rightarrow r5 // r1 r3
  sub
                                               r5
                                                              addresses
                     \Rightarrow r6 // r1
  loadI
                                      r3
                                               r5 r6
             r5, r6 \Rightarrow r7 // r1
                                       r3
  mult
                                                      r7
            r7, r3 \Rightarrow r8 // r1
                                                          r8
  sub
             r8
                               //
  store
                      ⇒ r1
```

memory layout

> Bottom up (3 physical registers: ra, rb, rc)

					register assig	· allocat nment(<mark>o</mark>	
	source c	code		life ranges	ra	rb	rc
1	loadI	1028	⇒ r1	// r1	r1		
2	load	r1	⇒r2	// r1 r2	r1	r2	
3	mult	r1, r2	⇒r3	// r1 r2 r3	r1	r2	r3
4	loadI	5	⇒ r4	// r1 r2 r3 r4	r4	r2	r3
5	sub	r4, r2	⇒ r5	// r1 r5 r3	r4	r5	r3
6	loadI	8	⇒ r6	// r1 r5 r3 r6	r6	r5	r3
7	mult	r5, r6	⇒ r7	// r1 r7 r3	r6	r7	r3
8	sub	r7, r3	⇒ r8	// r1 r8	r6	r8	r3
9	store	r8	⇒r1	//	r1	r8	r3


Note: this is only one possible allocation and assignment!

> Bottom up (3 physical registers: ra, rb, rc)

				register assig	[,] allocat nment(o	
	source o	code		ra	rb	rc
1	loadI	1028	⇒ r1	r1		
2	load	r1	⇒r2	r1	r2	
3	mult	r1, r2	⇒r3	r1	r2	r3
4	loadI	5	⇒ r4	r4	r2	r3
5	sub	r4, r2	⇒ r5	r4	r5	r3
6	loadI	8	⇒ r6	r6	r5	r3
7	mult	r5, r6	⇒ r7	r6	r7	r3
8	sub	r7, r3	⇒ r8	r6	r8	r3
9	store	r8	⇒ r1	r1	r8	r3


Let's generate code now!

Bottom up (3 physical registers: ra, rb, rc)



For written registers, use current register assignment.

Bottom up (3 physical registers: ra, rb, rc)



For read registers, use previous register assignment.

> Bottom up (3 physical registers: ra, rb, rc)

						register assig	allocat nment(o	
	source c	code				ra	rb	rc
1 2	loadI load	1028 ra	⇒ ra ⇒ rb	w	rite	r1	-(r2)	
3		r1, r2	⇒r3			r1	r2	r3
4	loadI	5	⇒ r4			r4	r2	r3
5	sub	r4, r2	⇒ r5			r4	r5	r3
6	loadI	8	⇒ r6			r6	r5	r3
7	mult	r5, r6	⇒ r7			r6	r7	r3
8	sub	r7, r3	⇒ r8			r6	r8	r3
9	store	r8	⇒r1			r1	r8	r3

> Bottom up (3 physical registers: ra, rb, rc)

					_	· allocat nment(o	
	source o	code			ra	rb	rc
1 2 3 4 5 6 7 8 9	loadI load mult store* loadI sub loadI mult sub store	1028 ra ra, rb ra 5 r4, r2 8 r5, r6 r7, r3 r8	⇒ ra ⇒ rb ⇒ rc ⇒ 10 ⇒ r4 ⇒ r5 ⇒ r6 ⇒ r7 ⇒ r8 ⇒ r1	spill code *NOT ILOC*	r1 r1 r1 r4 r4 r6 r6 r6	r2 r2 r2 r5 r5 r7 r8 r8	r3 r3 r3 r3 r3 r3 r3

Insert spill code.

Bottom up (3 physical registers: ra, rb, rc)

					register assig	· allocat nment(o	
	source o	code			ra	rb	rc
1 2 3 4 5	loadI load mult store loadI sub	1028 ra ra, rb ra 5 ra, rb	⇒ ra ⇒ rb ⇒ rc ⇒ 10 ⇒ ra ⇒ rb	spill code	r1 r1 r1 r1 r4 r4	r2 r2 r2 r2 r5	r3 r3 r3 r3
6 7 8 9	loadI mult sub store	8 rb, ra rb, rc r8	<pre>⇒ ra ⇒ rb ⇒ rb ⇒ rb</pre>		<i>r6 r6 r6 r1</i>	<i>r5</i> <i>r7</i> <i>r8</i> r8	<i>r3</i> <i>r3</i> <i>r3</i> r3

Bottom up (3 physical registers: ra, rb, rc)

					register assig	· allocat nment(c	
	source o	code			ra	rb	rc
1 2 3	loadI load mult store*	1028 ra ra, rb ra	⇒ ra ⇒ rb ⇒ rc ⇒ 10	spill code	r1 r1 r1 r1	r2 r2 r2	r3 r3
4 5 6 7 8	loadI sub loadI mult sub load*	5 ra, rb 8 rb, ra rb, rc 10	<pre>⇒ ra ⇒ rb ⇒ ra ⇒ rb ⇒ rb ⇒ rb</pre>		r4 r4 r6 r6 r6 r1	r2 r5 r5 r7 r8 r8	r3 r3 r3 r3 r3
9	store	r8	⇒ ra ⇒ r1	spill code *NOT ILOC*	r1	r8	r3

Insert spill code.

Bottom up (3 physical registers: ra, rb, rc)

					register assig	· allocat nment(o	
	source o	code			ra	rb	rc
1 2	loadI load	1028 ra	⇒ ra ⇒ rb		r1 r1	r2	_
3	mult	ra, rb	⇒ rc	واردواللاوم	r1	r2	r3
4	store* loadI	ra 5	⇒ 10 ⇒ ra	spill code	r1 r4	r2 r2	r3 r3
5	sub	ra, rb	⇒ru ⇒rb		r4	r5	r3
6	loadI	8	⇒ ra		r6	r5	r3
7	mult	rb, ra	⇒rb		r6	r7	r3
8	sub	rb, rc	⇒rb		r6	r8	r3
_	load*	10	⇒ ra	spill code	<i>r1</i>	r8	r3
9	store	rb	⇒ ra		r1	r8	r3

Done.

RUTGERS Spilling revisited

Bottom up (3 physical registers: ra, rb, rc)

					register assig	· allocat nment(o	
	source o	code			ra	rb	rc
1	loadI	1028	⇒ ra		r1		
2	load	ra	⇒rb		r1	r2	
3	mult	ra, rb	⇒rc		r1	r2	r3
				no spill code			
4	loadI	5	⇒ ra	·	r4	r2	r3
5	sub	ra, rb	\Rightarrow rb		r4	r5	r3
6	loadI	8	⇒ ra		r6	r5	r3
7	mult	rb, ra	⇒rb		r6	r7	r3
8	sub	rb, rc	⇒rb		r6	r8	r3
	loadI	1028	\Rightarrow ra	spill code	r1	r8	r3
9	store	rb	⇒ ra		r1	r8	r3
			ļ				

Rematerialization: Re-computation is cheaper than store/load to memory

Bottom-up spilling revisited

source code example

```
1 add r1, r2 \Rightarrow r3

2 add r4, r5 \Rightarrow r6

...

X Need to spill either r3 or r6; both used farthest in the future ...

y add r3,r6 \Rightarrow r27
```

Should r3 or r6 be spilled before instruction x (Assume neither register value can be rematerialized)?

Bottom-up spilling revisited

source code example

```
1 add r1, r2 \Rightarrow r3

2 add r4, r5 \Rightarrow r6

...

X Need to spill either r3 or r6; both used farthest in the future ...

y add r3,r6 \Rightarrow r27
```

Should r3 or r6 be spilled before instruction x (Assume neither register value can be rematerialized)?

What if r3 has been spilled before instruction x, but r6 has not?

RUTGERS

Bottom-up spilling revisited

source code example

```
Spilling clean vs. dirty virtual registers: clean is cheaper!

1 add r1, r2 \Rightarrow r3 add r4, r5 \Rightarrow r6 ...

x Need to spill either r3 or r6; both used farthest in the future ...

y add r3, r6 \Rightarrow r27

Should r3 or r6 be spilled before instruction x
```

Should r3 or r6 be spilled before instruction x (Assume neither register value can be rematerialized)?

What if r3 has been spilled before instruction x, but r6 has not? Spilling clean register (r3) avoids storing value of dirty register (r6).

Chapter 13.3.2

RUTGERS Instruction Scheduling

Motivation

- Instruction latency (pipelining)
 several cycles to complete instructions; instructions can be issued
 every cycle
- Instruction-level parallelism (VLIW, superscalar)
 execute multiple instructions per cycle

Issues

- Reorder instructions to reduce execution time
- Static schedule insert NOPs to preserve correctness
- Dynamic schedule hardware pipeline stalls
- Preserve correctness, improve performance
- Interactions with other optimizations (register allocation!)

RUTGERS Instruction Scheduling

Motivation

- Instruction latency (pipelining)
 several cycles to complete instructions; instructions can be issued
 every cycle
- Instruction-level parallelism (VLIW, superscalar)
 execute multiple instructions per cycle

Issues


- Reorder instructions to reduce execution time
- Static schedule insert NOPs to preserve correctness
- Dynamic schedule hardware pipeline stalls
- Preserve correctness, improve performance
- Interactions with other optimizations (register allocation!)
- Note: code shape contains real, not virtual registers
 ==> register may be redefined

RUTGERS Instruction Scheduling (Engineer's View)

The Problem

Given a code fragment for some target machine and the latencies for each individual operation, reorder the operations to minimize execution time

The Concept



The task

- Produce correct code
- Minimize wasted (idle) cycles

Avoid spilling registers (if instruction scheduling is done before register allocation)

Operate efficiently

RUTGERS

Data Dependences (stmt./instr. level)

Dependences \Rightarrow defined on memory locations / registers and not values Statement/instruction b depends on statement/instruction a if there exists:

- true of flow dependence
 a writes a location/register that b later reads (RAW conflict)
- anti dependence
 a reads a location/register that b later writes (WAR conflict)
- output dependence
 a writes a location/register that b later writes (WAW conflict)

Dependences define ORDER CONSTRAINTS that need to be respected in order to generate correct code.

true	anti	output
a =	= a	a =
= a	a =	a =

RUTGERS Instruction Scheduling (The Abstract View)

To capture properties of the code, build a precedence graph G

- Nodes $n \in G$ are operations with type(n) and delay(n)
- An edge $e = (n_1, n_2) \in G$ if & only if n_2 uses the result of n_1

```
loadAl
                r0,@w
                         ⇒ r1
a:
                r1,r1
    add
b:
                       ⇒ r1
    loadAl
                r0,@x \Rightarrow r2
                r1,r2
                       ⇒ r1
d:
    mult
    loadAl
                r0,@y
                       ⇒ r3
e:
    mult
                r1,r3
                       ⇒ r1
                r0,@z
    loadAl
                       ⇒ r2
g:
                r1,r2
h:
    mult
                       ⇒ r1
    storeAl
                r1
                         \Rightarrow r0,@w
```

The Precedence Graph

(all output dependences are covered, i.e., are satisfied through other dependences)

1.2 dependences

true

anti

e

The Code

Instruction Scheduling and Lexical Analysis

Read EaC: Chapter 12

Read EaC: Chapters 2.1 - 2.5