

CS415 Compilers
Register Allocation and
Introduction to Instruction Scheduling

These slides are based on slides copyrighted by
Keith Cooper, Ken Kennedy & Linda Torczon at Rice
University

- Two lectures merged into one today
- No class on February 25th (recitation goes on)

Allocator may need to reserve registers to ensure feasibility

- Must be able to compute addresses
- Requires some minimal set of registers, F
 - F depends on target architecture
- F contains registers to make spilling work
(set F registers “aside”, i.e., not available for register assignment)

Notation:

k is the number of registers on the target machine

A value is *live* between its *definition* and its *uses*

- Find definitions ($x \leftarrow \dots$) and uses ($y \leftarrow \dots x \dots$)
- From definition to last use is its *live range*
 - How does a *second definition* affect this?
- Can represent live range as an interval $[i, j]$ (in block)
 - *live on exit*

Let *MAXLIVE* be the maximum, over each instruction i in the block, of the number of values (pseudo-registers) live at i .

- If $\text{MAXLIVE} \leq k$, allocation should be easy
- If $\text{MAXLIVE} \leq k$, no need to reserve F registers for spilling
- If $\text{MAXLIVE} > k$, some values must be spilled to memory

Finding live ranges is harder in the global case

Top-down allocator

- Work from “external” notion of what is important
- Assign virtual registers in priority order
- Register assignment remains fixed for entire basic block (entire live range)
- Save some registers for the values relegated to memory (feasible set F)

Bottom-up allocator

- Work from detailed knowledge about problem instance
- Incorporate knowledge of partial solution at each step
- Register assignment may change across basic block (different register assignments for different parts of live range)
- Save some registers for the values relegated to memory (feasible set F)

The idea:

- Keep busiest values in a register
- Use the feasible (reserved) set, F , for the rest

Algorithm (using a heuristic):

- Rank values by number of occurrences
may or may not use explicit live ranges
- Allocate first $k - F$ values to registers
- Rewrite code to reflect these choices

SPILL: Move values with
no register into memory
(add LOADs & STOREs)

➤ Here is a sample code sequence

loadI	1028	⇒ r1	// $r1 \leftarrow 1028$
load	r1	⇒ r2	// $r2 \leftarrow \text{MEM}(r1) == y$
mult	r1, r2	⇒ r3	// $r3 \leftarrow 1028 \cdot y$
loadI	5	⇒ r4	// $r4 \leftarrow 5$
sub	r4, r2	⇒ r5	// $r5 \leftarrow 5 - y$
loadI	8	⇒ r6	// $r6 \leftarrow 8$
mult	r5, r6	⇒ r7	// $r7 \leftarrow 8 \cdot (5 - y)$
sub	r7, r3	⇒ r8	// $r5 \leftarrow 8 \cdot (5 - y) - (1028 \cdot y)$
store	r8	⇒ r1	// $\text{MEM}(r1) \leftarrow 8 \cdot (5 - y) - (1028 \cdot y)$

➤ Live Ranges

1	loadI	1028	⇒ r1	// r1					
2	load	r1	⇒ r2	// r1 r2					
3	mult	r1, r2	⇒ r3	// r1 r2 r3					
4	loadI	5	⇒ r4	// r1 r2 r3 r4					
5	sub	r4, r2	⇒ r5	// r1 r3 r5					
6	loadI	8	⇒ r6	// r1 r3 r5 r6					
7	mult	r5, r6	⇒ r7	// r1 r3 r7					
8	sub	r7, r3	⇒ r8	// r1 r8					
9	store	r8	⇒ r1	//					

NOTE: live sets on exit of each instruction

$$R_x + R_y \rightarrow R_z$$

Assume two physical registers

- Top down (3 physical registers: ra, rb, rc)


1		loadI	1028	⇒ r1	// r1		
2		load	r1	⇒ r2	// r1 r2		
3		mult	r1, r2	⇒ r3	// r1 r2 r3		
4		loadI	5	⇒ r4	// r1 r2 r3 r4		
5		sub	r4, r2	⇒ r5	// r1 r3 r5		
6		loadI	8	⇒ r6	// r1 r3 r5 r6		
7		mult	r5, r6	⇒ r7	// r1 r3 r7		
8		sub	r7, r3	⇒ r8	// r1 r8		
9		store	r8	⇒ r1	//		

- Consider statements with **MAXLIVE** > (k-F)

Spill heuristic: - number of occurrences of virtual register
 - length of live range (tie breaker)

- Top down (3 physical registers: ra, rb, rc)

1	loadI	1028	⇒ r1	// r1
2	load	r1	⇒ r2	// r1 r2
3	mult	r1, r2	⇒ r3	// r1 r2 r3
4	loadI	5	⇒ r4	// r1 r2 r3 r4
5	sub	r4, r2	⇒ r5	// r1 r3 r5
6	loadI	8	⇒ r6	// r1 r3 r5 r6
7	mult	r5, r6	⇒ r7	// r1 r3 r7
8	sub	r7, r3	⇒ r8	// r1 r8
9	store	r8	⇒ r1	//



- Consider statements with **MAXLIVE** > (k-F)

Spill heuristic: - number of occurrences of virtual register
- length of live range (tie breaker)

Note: EAC Top down algorithm does not look at **live ranges** and **MAXLIVE**, but counts overall occurrences across entire basic block

- Top down (3 physical registers: ra, rb, rc)

1	loadI	1028	⇒ ra	// r1		
2	load	ra	⇒ rb	// r1 r2		
3	mult	ra, rb	⇒ f1	// r1 r2 r3		
	store*	f1	⇒ 10	// spill code		
4	loadI	5	⇒ rc	// r1 r2 r3 r4		
5	sub	rc, rb	⇒ rb	// r1 r3	r5	
6	loadI	8	⇒ rc	// r1 r3	r5 r6	
7	mult	rb, rc	⇒ rb	// r1 r3		r7
	load*	10	⇒ f1	// spill code		
8	sub	rb, f1	⇒ rb	// r1		r8
9	store	rb	⇒ ra	//		

- Insert spill code for every occurrence of spilled virtual register in basic block

- A virtual register is spilled by using only registers from the feasible set (F), not the allocated set (k-F)
- How to insert spill code, with $F = \{f1, f2, \dots\}$?
 - For the **definition** of the spilled value (assignment of the value to the virtual register), use a feasible register as the target register and then use an additional register to load its address in memory, and perform the store:

```

add r1, r2 ⇒ f1
loadI @f ⇒ f2 // value lives at memory location @f
store f1 ⇒ f2

```

- For the **use** of the spilled value, load value from memory into a feasible register:

```

loadI @f ⇒ f1
load f1 ⇒ f1
add f1, r2 ⇒ r1

```

- How many feasible registers do we need for an *add* instruction?

The idea:

- Focus on replacement rather than allocation
- Keep values “used soon” in registers
- Only parts of a live range may be assigned to a physical register (\neq top-down allocation’s “all-or-nothing” approach)

Algorithm:

- Start with empty register set
- Load on demand
- When no register is available, free one

Replacement (heuristic):

- Spill the value whose next use is **farthest in the future**
- Sound familiar? Think page replacement ...

➤ Here is a sample code sequence

loadI	1028	⇒ r1	// $r1 \leftarrow 1028$
load	r1	⇒ r2	// $r2 \leftarrow \text{MEM}(r1) == y$
mult	r1, r2	⇒ r3	// $r3 \leftarrow 1028 \cdot y$
loadI	5	⇒ r4	// $r4 \leftarrow 5$
sub	r4, r2	⇒ r5	// $r5 \leftarrow 5 - y$
loadI	8	⇒ r6	// $r6 \leftarrow 8$
mult	r5, r6	⇒ r7	// $r7 \leftarrow 8 \cdot (5 - y)$
sub	r7, r3	⇒ r8	// $r5 \leftarrow 8 \cdot (5 - y) - (1028 \cdot y)$
store	r8	⇒ r1	// $\text{MEM}(r1) \leftarrow 8 \cdot (5 - y) - (1028 \cdot y)$


➤ Live Ranges

1	loadI	1028	⇒ r1	// r1					
2	load	r1	⇒ r2	// r1 r2					
3	mult	r1, r2	⇒ r3	// r1 r2 r3					
4	loadI	5	⇒ r4	// r1 r2 r3 r4					
5	sub	r4, r2	⇒ r5	// r1	r3	r5			
6	loadI	8	⇒ r6	// r1	r3	r5 r6			
7	mult	r5, r6	⇒ r7	// r1	r3		r7		
8	sub	r7, r3	⇒ r8	// r1				r8	
9	store	r8	⇒ r1	//					

NOTE: live sets **on exit** of each instruction

➤ Bottom up (3 registers)

1	loadI	1028	⇒ r1	// r1
2	load	r1	⇒ r2	// r1 r2
3	mult	r1, r2	⇒ r3	// r1 r2 r3
4	loadI	5	⇒ r4	// r1 r2 r3 r4
5	sub	r4, r2	⇒ r5	// r1 r3 r5
6	loadI	8	⇒ r6	// r1 r3 r5 r6
7	mult	r5, r6	⇒ r7	// r1 r3 r7
8	sub	r7, r3	⇒ r8	// r1 r8
9	store	r8	⇒ r1	//



- Bottom up (3 physical registers: ra, rb, rc)

					register allocation and assignment(on exit)		
source code					ra	rb	rc
1	loadI	1028	⇒ r1	// r1	r1		
2	load	r1	⇒ r2	// r1 r2	r1	r2	
3	mult	r1, r2	⇒ r3	// r1 r2 r3	r1	r2	r3
4	loadI	5	⇒ r4	// r1 r2 r3 r4	r4	r2	r3
5	sub	r4, r2	⇒ r5	// r1 r5 r3	r4	r5	r3
6	loadI	8	⇒ r6	// r1 r5 r3 r6	r6	r5	r3
7	mult	r5, r6	⇒ r7	// r1 r7 r3	r6	r7	r3
8	sub	r7, r3	⇒ r8	// r1 r8	r6	r8	r3
9	store	r8	⇒ r1	//	r1	r8	r3

Note: this is only one possible allocation and assignment!

- Bottom up (3 physical registers: ra, rb, rc)

source code				register allocation and assignment(on exit)		
				ra	rb	rc
1	loadI	1028	⇒ r1	<i>r1</i>		
2	load	r1	⇒ r2	<i>r1</i>	<i>r2</i>	
3	mult	r1, r2	⇒ r3	<i>r1</i>	<i>r2</i>	<i>r3</i>
4	loadI	5	⇒ r4	<i>r4</i>	<i>r2</i>	<i>r3</i>
5	sub	r4, r2	⇒ r5	<i>r4</i>	<i>r5</i>	<i>r3</i>
6	loadI	8	⇒ r6	<i>r6</i>	<i>r5</i>	<i>r3</i>
7	mult	r5, r6	⇒ r7	<i>r6</i>	<i>r7</i>	<i>r3</i>
8	sub	r7, r3	⇒ r8	<i>r6</i>	<i>r8</i>	<i>r3</i>
9	store	r8	⇒ r1	<i>r1</i>	<i>r8</i>	<i>r3</i>

Let's generate code now!

- Bottom up (3 physical registers: ra, rb, rc)

source code				register allocation and assignment(on exit)		
				ra	rb	rc
1	loadI	1028	⇒ ra	r1		
2	load	r1	⇒ r2	r1	r2	
3	mult	r1, r2	⇒ r3	r1	r2	r3
4	loadI	5	⇒ r4	r4	r2	r3
5	sub	r4, r2	⇒ r5	r4	r5	r3
6	loadI	8	⇒ r6	r6	r5	r3
7	mult	r5, r6	⇒ r7	r6	r7	r3
8	sub	r7, r3	⇒ r8	r6	r8	r3
9	store	r8	⇒ r1	r1	r8	r3

write

For written registers, use current register assignment.

- Bottom up (3 physical registers: ra, rb, rc)

source code				register allocation and assignment(on exit)		
				ra	rb	rc
1	loadI	1028	⇒ ra	r1		
2	load	ra	⇒ r2	r1	r2	
3	mult	r1, r2	⇒ r3	r1	r2	r3
4	loadI	5	⇒ r4	r4	r2	r3
5	sub	r4, r2	⇒ r5	r4	r5	r3
6	loadI	8	⇒ r6	r6	r5	r3
7	mult	r5, r6	⇒ r7	r6	r7	r3
8	sub	r7, r3	⇒ r8	r6	r8	r3
9	store	r8	⇒ r1	r1	r8	r3

For read registers, use previous register assignment.

- Bottom up (3 physical registers: ra, rb, rc)

source code				register allocation and assignment(on exit)		
				ra	rb	rc
1	loadI	1028	⇒ ra	r1		
2	load	ra	⇒ rb	r1	r2	
3	mult	r1, r2	⇒ r3	r1	r2	r3
4	loadI	5	⇒ r4	r4	r2	r3
5	sub	r4, r2	⇒ r5	r4	r5	r3
6	loadI	8	⇒ r6	r6	r5	r3
7	mult	r5, r6	⇒ r7	r6	r7	r3
8	sub	r7, r3	⇒ r8	r6	r8	r3
9	store	r8	⇒ r1	r1	r8	r3

write

- Bottom up (3 physical registers: ra, rb, rc)

source code				register allocation and assignment(on exit)		
				ra	rb	rc
1	loadI	1028	⇒ ra	<i>r1</i>		
2	load	ra	⇒ rb	<i>r1</i>	<i>r2</i>	
3	mult	ra, rb	⇒ rc	<i>r1</i>	<i>r2</i>	<i>r3</i>
	store*	ra	⇒ 10	<i>r1</i>	<i>r2</i>	<i>r3</i>
4	loadI	5	⇒ r4	<i>r4</i>	<i>r2</i>	<i>r3</i>
5	sub	r4, r2	⇒ r5	<i>r4</i>	<i>r5</i>	<i>r3</i>
6	loadI	8	⇒ r6	<i>r6</i>	<i>r5</i>	<i>r3</i>
7	mult	r5, r6	⇒ r7	<i>r6</i>	<i>r7</i>	<i>r3</i>
8	sub	r7, r3	⇒ r8	<i>r6</i>	<i>r8</i>	<i>r3</i>
9	store	r8	⇒ r1	<i>r1</i>	<i>r8</i>	<i>r3</i>

spill code
NOT ILOC

Insert spill code.

- Bottom up (3 physical registers: ra, rb, rc)

source code				register allocation and assignment(on exit)		
				ra	rb	rc
1	loadI	1028	⇒ ra	<i>r1</i>		
2	load	ra	⇒ rb	<i>r1</i>	<i>r2</i>	
3	mult	ra, rb	⇒ rc	<i>r1</i>	<i>r2</i>	<i>r3</i>
	store	ra	⇒ 10	<i>r1</i>	<i>r2</i>	<i>r3</i>
4	loadI	5	⇒ ra	<i>r4</i>	<i>r2</i>	<i>r3</i>
5	sub	ra, rb	⇒ rb	<i>r4</i>	<i>r5</i>	<i>r3</i>
6	loadI	8	⇒ ra	<i>r6</i>	<i>r5</i>	<i>r3</i>
7	mult	rb, ra	⇒ rb	<i>r6</i>	<i>r7</i>	<i>r3</i>
8	sub	rb, rc	⇒ rb	<i>r6</i>	<i>r8</i>	<i>r3</i>
9	store	r8	⇒ r1	<i>r1</i>	<i>r8</i>	<i>r3</i>

spill code

- Bottom up (3 physical registers: ra, rb, rc)

source code				register allocation and assignment(on exit)		
				ra	rb	rc
1	loadI	1028	⇒ ra	<i>r1</i>		
2	load	ra	⇒ rb	<i>r1</i>	<i>r2</i>	
3	mult	ra, rb	⇒ rc	<i>r1</i>	<i>r2</i>	<i>r3</i>
	store*	ra	⇒ 10	<i>r1</i>	<i>r2</i>	<i>r3</i>
4	loadI	5	⇒ ra	<i>r4</i>	<i>r2</i>	<i>r3</i>
5	sub	ra, rb	⇒ rb	<i>r4</i>	<i>r5</i>	<i>r3</i>
6	loadI	8	⇒ ra	<i>r6</i>	<i>r5</i>	<i>r3</i>
7	mult	rb, ra	⇒ rb	<i>r6</i>	<i>r7</i>	<i>r3</i>
8	sub	rb, rc	⇒ rb	<i>r6</i>	<i>r8</i>	<i>r3</i>
	load*	10	⇒ ra	<i>r1</i>	<i>r8</i>	<i>r3</i>
9	store	r8	⇒ r1	<i>r1</i>	<i>r8</i>	<i>r3</i>

spill code

spill code

NOT ILOC

Insert spill code.

- Bottom up (3 physical registers: ra, rb, rc)

source code				register allocation and assignment(on exit)		
				ra	rb	rc
1	loadI	1028	⇒ ra	<i>r1</i>		
2	load	ra	⇒ rb	<i>r1</i>	<i>r2</i>	
3	mult	ra, rb	⇒ rc	<i>r1</i>	<i>r2</i>	<i>r3</i>
	store*	ra	⇒ 10	<i>r1</i>	<i>r2</i>	<i>r3</i>
4	loadI	5	⇒ ra	<i>r4</i>	<i>r2</i>	<i>r3</i>
5	sub	ra, rb	⇒ rb	<i>r4</i>	<i>r5</i>	<i>r3</i>
6	loadI	8	⇒ ra	<i>r6</i>	<i>r5</i>	<i>r3</i>
7	mult	rb, ra	⇒ rb	<i>r6</i>	<i>r7</i>	<i>r3</i>
8	sub	rb, rc	⇒ rb	<i>r6</i>	<i>r8</i>	<i>r3</i>
	load*	10	⇒ ra	<i>r1</i>	<i>r8</i>	<i>r3</i>
9	store	rb	⇒ ra	<i>r1</i>	<i>r8</i>	<i>r3</i>

spill code

spill code

Done.

- Bottom up (3 physical registers: ra, rb, rc)

source code				register allocation and assignment(on exit)		
				ra	rb	rc
1	loadI	1028	⇒ ra	<i>r1</i>		
2	load	ra	⇒ rb	<i>r1</i>	<i>r2</i>	
3	mult	ra, rb	⇒ rc	<i>r1</i>	<i>r2</i>	<i>r3</i>
				no spill code		
4	loadI	5	⇒ ra	<i>r4</i>	<i>r2</i>	<i>r3</i>
5	sub	ra, rb	⇒ rb	<i>r4</i>	<i>r5</i>	<i>r3</i>
6	loadI	8	⇒ ra	<i>r6</i>	<i>r5</i>	<i>r3</i>
7	mult	rb, ra	⇒ rb	<i>r6</i>	<i>r7</i>	<i>r3</i>
8	sub	rb, rc	⇒ rb	<i>r6</i>	<i>r8</i>	<i>r3</i>
	loadI	1028	⇒ ra	<i>r1</i>	<i>r8</i>	<i>r3</i>
9	store	rb	⇒ ra	<i>r1</i>	<i>r8</i>	<i>r3</i>
				spill code		

Rematerialization: Re-computation is cheaper than store/load to memory

source code example

```
    ...  
1  add    r1, r2    ⇒ r3  
2  add    r4, r5    ⇒ r6  
    ...  
x  Need to spill either r3 or r6 ; both used farthest in the future  
    ...  
y  add    r3, r6    ⇒ r27
```

Should **r3** or **r6** be spilled before instruction x
(Assume neither register value can be rematerialized) ?

source code example

```
...  
1 add    r1, r2    ⇒ r3  
2 add    r4, r5    ⇒ r6  
...  
x Need to spill either r3 or r6 ; both used farthest in the future  
...  
y add    r3, r6    ⇒ r27
```

Should **r3** or **r6** be spilled before instruction x
(Assume neither register value can be rematerialized) ?

What if **r3** has been spilled before instruction x, but **r6** has not?

source code example

```
...  
1 add    r1, r2    ⇒ r3  
2 add    r4, r5    ⇒ r6  
...  
x Need to spill either r3 or r6 ; both used farthest in the future  
...  
y add    r3, r6    ⇒ r27
```

Spilling **clean** vs. **dirty** virtual registers: clean is cheaper!

Should **r3** or **r6** be spilled before instruction x
(Assume neither register value can be rematerialized) ?

What if **r3** has been spilled before instruction x, but **r6** has not?
Spilling **clean** register (**r3**) avoids storing value of **dirty** register (**r6**).

Chapter 13.3.2

Motivation

- Instruction latency (pipelining)
several cycles to complete instructions; instructions can be issued every cycle
- Instruction-level parallelism (VLIW, superscalar)
execute multiple instructions per cycle

Issues

- Reorder instructions to reduce execution time
- Static schedule - insert NOPs to preserve correctness
- Dynamic schedule - hardware pipeline stalls
- Preserve correctness, improve performance
- Interactions with other optimizations (register allocation!)

Motivation

- Instruction latency (pipelining)
several cycles to complete instructions; instructions can be issued every cycle
- Instruction-level parallelism (VLIW, superscalar)
execute multiple instructions per cycle


Issues

- Reorder instructions to reduce execution time
- Static schedule - insert NOPs to preserve correctness
- Dynamic schedule - hardware pipeline stalls
- Preserve correctness, improve performance
- Interactions with other optimizations (register allocation!)
- Note: code shape contains real, not virtual registers
==> register may be redefined

The Problem

Given a code fragment for some target machine and the latencies for each individual operation, reorder the operations to minimize execution time

The Concept



The task

- Produce correct code
- Minimize wasted (idle) cycles

Avoid spilling registers (if instruction scheduling is done before register allocation)

- Operate efficiently

Dependences \Rightarrow defined on memory locations / registers and not values

Statement/instruction **b** depends on statement/instruction **a** if there exists:

- **true** of flow dependence
 a writes a location/register that **b** later reads (RAW conflict)
- **anti** dependence
 a reads a location/register that **b** later writes (WAR conflict)
- **output** dependence
 a writes a location/register that **b** later writes (WAW conflict)

Dependences define ORDER CONSTRAINTS that need to be respected in order to generate correct code.


true	anti	output
a =	= a	a =
= a	a =	a =

To capture properties of the code, build a precedence graph G

- Nodes $n \in G$ are operations with $type(n)$ and $delay(n)$
- An edge $e = (n_1, n_2) \in G$ if & only if n_2 uses the result of n_1

a:	loadAl	r0,@w	\Rightarrow r1
b:	add	r1,r1	\Rightarrow r1
c:	loadAl	r0,@x	\Rightarrow r2
d:	mult	r1,r2	\Rightarrow r1
e:	loadAl	r0,@y	\Rightarrow r3
f:	mult	r1,r3	\Rightarrow r1
g:	loadAl	r0,@z	\Rightarrow r2
h:	mult	r1,r2	\Rightarrow r1
i:	storeAl	r1	\Rightarrow r0,@w

The Code



The Precedence Graph

(all output dependences are covered,
i.e., are satisfied through other
dependences)

Instruction Scheduling and Lexical Analysis

Read EaC: Chapter 12

Read EaC: Chapters 2.1 - 2.5