


#### Learn Git and GitHub without any code!

Using the Hello World guide, you'll start a branch, write comments, and open a pull request.

Read the guide



clk	d	q(n)	q(n+1)	Comments
1	0	0	0	No change
1	0	1	0	write d
1	1	0	1	write d
1	1	1	1	No change

clk	j	k	q(n)	q(n+1)	Comments
1	0	0	0	0	No change
1	0	0	1	1	No change
1	0	1	0	0	Reset
1	0	1	1	0	Reset
1	1	0	0	1	Set
1	1	0	1	1	Set
1	1	1	0	1	Inverse
1	1	1	1	0	Inverse

clk	t	q(n)	q(n+1)	Comments
1	0	0	0	No change
1	0	1	1	No change
1	1	0	1	Inverse
1	1	1	0	Inverse

# 2. D latch


• p\_d\_latch process

```
end if;
end process p_d_latch;
```

testbench

```
p_reset: process
begin
    s arst <= '1'; wait for 10ns;
    s_arst <= '0'; wait for 100ns;</pre>
    s arst <= '1'; wait for 50ns;
    s_arst <= '0'; wait for 40ns;</pre>
    s arst <= '1'; wait for 150ns;
    s_arst <= '0'; wait for 150ns;</pre>
    s_arst <= '1'; wait;</pre>
end process p_reset;
p_simultus: process
begin
    s_d <= '0';
    s_en <= '0';
    --s_q <= '0';
    --s_q_bar <= '0';
    wait for 20ns;
    s_en <= '1'; s_d <= '1'; wait for 100ns;</pre>
    s d <= '0'; wait for 10ns;
    s_d <= '1'; wait for 10ns;</pre>
    s_en <= '0'; wait for 10ns;</pre>
    s_d <= '0'; wait for 30ns;</pre>
    s_en <= '1'; wait for 10ns;</pre>
    s_d <= '1'; wait for 10ns;</pre>
    s_en <= '1'; s_d <= '1'; wait for 100ns;</pre>
    s_d <= '0'; wait for 10ns;</pre>
    s_d <= '1'; wait for 10ns;</pre>
    s en <= '0'; wait for 10ns;
    s d <= '0'; wait for 30ns;
    s en <= '1'; wait for 10ns;
    s_d <= '1'; wait for 50ns;</pre>
    s_en <= '0'; wait;</pre>
end process p_simultus;
```

Screenshot with simulated time waveforms



## 3. Flip-flops

processes d\_ff\_arst

p\_d\_ff\_arst: process (clk, arst) begin if (arst = '1') then <= '0'; q\_bar <= '1';</pre> elsif rising\_edge(clk) then <= d; q\_bar <= not d;</pre> end if; end process p\_d\_ff\_arst; d\_ff\_rst p\_d\_ff\_rst: process (clk, rst) begin if rising\_edge(clk) then if (rst = '1') then q <= '0'; q\_bar <= '1';</pre> else q <= d;q\_bar <= not d;</pre> end if; end if; end process p\_d\_ff\_rst; jk\_ff\_rst p\_jk\_ff\_rst: process (clk) begin if rising\_edge(clk) then if (rst = '1') then s\_q <= '0'; else if (j = '0') and k = '0') then s\_q <= s\_q; elsif (j = '0') and k = '1') then <= '0'; elsif (j = '1') and k = '0') then <= '1'; else <= not s\_q; s\_q end if; end if; end if;

```
end process p_jk_ff_rst;
  q \le s_q;
  q_bar <= not s_q;</pre>
t ff rst
  p_t_ff_rst: process(clk)
  begin
      if rising_edge(clk) then
        if (rst = '1') then
           s_q <= '0';
        elsif (t = '1') then
           s_q \leftarrow not s_q;
        end if;
      end if;
  end process p_t_ff_rst;
  q \le s_q;
  q_bar <= not s_q;</pre>

    testbench files d_ff_arst

  p_clk_gen : process
  begin
      while now < 750 ns loop -- 75 periods of 100MHz clock
           s clk <= '0';
           wait for c_CLK_100MHZ_PERIOD / 2;
           s_clk <= '1';
           wait for c_CLK_100MHZ_PERIOD / 2;
      end loop;
      wait;
  end process p_clk_gen;
  p_reset: process
  begin
      s_arst <= '1'; wait for 10ns;</pre>
      s_arst <= '0'; wait for 100ns;</pre>
      s_arst <= '1'; wait for 50ns;</pre>
      s arst <= '0'; wait for 40ns;
      s_arst <= '1'; wait for 150ns;</pre>
      s_arst <= '0'; wait for 150ns;</pre>
      s arst <= '1'; wait;
  end process p_reset;
  p simultus: process
  begin
      s_d <= '1'; wait for 10ns;</pre>
      s d <= '0'; wait for 10ns;
      s_d <= '1'; wait for 10ns;</pre>
      s_d <= '0'; wait for 10ns;</pre>
      s_d <= '1'; wait for 10ns;</pre>
      s d <= '0'; wait for 10ns;
```

```
s_d <= '1'; wait for 10ns;</pre>
       s d <= '0'; wait for 10ns;
       s d <= '1'; wait for 100ns;
       s_d <= '0'; wait for 50ns;</pre>
       s_d <= '1'; wait for 20ns;</pre>
       s_d <= '0'; wait for 10ns;</pre>
       wait;
  end process p_simultus;
d_ff_rst
  p_clk_gen : process
  begin
       while now < 750 ns loop
                                        -- 75 periods of 100MHz clock
           s_clk <= '0';
           wait for c_CLK_100MHZ_PERIOD / 2;
           s_clk <= '1';
           wait for c_CLK_100MHZ_PERIOD / 2;
       end loop;
       wait;
  end process p_clk_gen;
  p_reset: process
  begin
       s rst <= '1'; wait for 10ns;
       s_rst <= '0'; wait for 100ns;</pre>
       s_rst <= '1'; wait for 50ns;</pre>
       s_rst <= '0'; wait for 40ns;</pre>
       s_rst <= '1'; wait for 150ns;</pre>
       s_rst <= '0'; wait for 150ns;</pre>
       s_rst <= '1'; wait;</pre>
  end process p_reset;
  p_simultus: process
  begin
       s d <= '1'; wait for 10ns;
       s_d <= '0'; wait for 10ns;</pre>
       s d <= '1'; wait for 10ns;
       s_d <= '0'; wait for 10ns;</pre>
       s_d <= '1'; wait for 10ns;</pre>
       s d <= '0'; wait for 10ns;
       s d <= '1'; wait for 10ns;
       s_d <= '0'; wait for 10ns;</pre>
       s_d <= '1'; wait for 100ns;</pre>
       s d <= '0'; wait for 50ns;
       s d <= '1'; wait for 20ns;
       s_d <= '0'; wait for 10ns;</pre>
       wait:
  end process p_simultus;
jk_ff_rst
```

```
p_clk_gen : process
begin
    while now < 750 ns loop -- 75 periods of 100MHz clock
         s_clk <= '0';
        wait for c CLK 100MHZ PERIOD / 2;
         s clk <= '1';
        wait for c_CLK_100MHZ_PERIOD / 2;
    end loop;
    wait;
end process p_clk_gen;
p_reset: process
begin
    s_rst <= '1'; wait for 10ns;</pre>
    s_rst <= '0'; wait for 100ns;</pre>
    s_rst <= '1'; wait for 50ns;</pre>
    s_rst <= '0'; wait for 40ns;</pre>
    s rst <= '1'; wait for 150ns;
    s_rst <= '0'; wait for 150ns;</pre>
    s_rst <= '1'; wait;</pre>
end process p_reset;
p_simultus_j: process
begin
    s j <= '1'; wait for 10ns;
    s_j <= '0'; wait for 10ns;</pre>
    s_j <= '1'; wait for 10ns;</pre>
    s_j <= '0'; wait for 10ns;</pre>
    s_j <= '1'; wait for 10ns;</pre>
    s_j <= '0'; wait for 10ns;</pre>
    s_j <= '1'; wait for 10ns;</pre>
    s_j <= '0'; wait for 10ns;</pre>
    s_j <= '1'; wait for 100ns;</pre>
    s_j <= '0'; wait for 50ns;</pre>
    s j <= '1'; wait for 20ns;
    s j <= '0'; wait for 10ns;
    wait;
end process p_simultus_j;
p_simultus_k: process
begin
    s k <= '1'; wait for 10ns;
    s_k <= '0'; wait for 10ns;</pre>
    s_k <= '1'; wait for 100ns;</pre>
    s k <= '0'; wait for 50ns;
    s k <= '1'; wait for 20ns;
    s k <= '0'; wait for 10ns;
    s k <= '1'; wait for 10ns;
    s k <= '0'; wait for 10ns;
    s_k <= '1'; wait for 10ns;</pre>
    s k <= '0'; wait for 10ns;
    s_k <= '1'; wait for 10ns;</pre>
    s_k <= '0'; wait for 10ns;</pre>
```

```
wait;
  end process p simultus k;
t_ff_rst
  p_clk_gen : process
  begin
      while now < 750 ns loop -- 75 periods of 100MHz clock
           s clk <= '0';
           wait for c_CLK_100MHZ_PERIOD / 2;
           s_clk <= '1';
           wait for c_CLK_100MHZ_PERIOD / 2;
      end loop;
      wait;
  end process p_clk_gen;
  p_reset: process
  begin
      s_rst <= '1'; wait for 10ns;</pre>
      s_rst <= '0'; wait for 100ns;</pre>
      s_rst <= '1'; wait for 50ns;</pre>
      s_rst <= '0'; wait for 40ns;</pre>
      s rst <= '1'; wait for 150ns;
      s_rst <= '0'; wait for 150ns;</pre>
      s rst <= '1'; wait;
  end process p_reset;
  p_simultus: process
  begin
      s_t <= '1'; wait for 10ns;</pre>
      s_t <= '0'; wait for 10ns;</pre>
      s_t <= '1'; wait for 10ns;</pre>
      s_t <= '0'; wait for 10ns;</pre>
      s t <= '1'; wait for 10ns;
      s t <= '0'; wait for 10ns;
      s t <= '1'; wait for 10ns;
      s_t <= '0'; wait for 10ns;</pre>
      s t <= '1'; wait for 100ns;
      s_t <= '0'; wait for 50ns;</pre>
      s_t <= '1'; wait for 20ns;</pre>
      s t <= '0'; wait for 10ns;
      wait;
  end process p_simultus;
```

#### simulations



## 4. Shift register

