Address Translation

process coefforms transalton -> > 0 00000000 905 process 409/les lavinacisi virtual memory

physical add memory

translation?


Main Points

- Address Translation Concept
 - How do we convert a virtual address to a physical address?
- Flexible Address Translation
 - Base and bound
 - Segmentation
 - Paging
 - Multilevel translation
- Efficient Address Translation man overhead
 - Translation Lookaside Buffers
 - Virtually and physically addressed caches

Address Translation Goals

- Memory protection μετίν ροσεις 185, 112 τους ργοσεις
 Memory sharing (ψεαίχο) check boun day περγο? 1
 Shared libraries, interprocess communication 10 προσομένου
- Sparse addresses กงกระจัดเราสูงพรณีลูที่คาใส่ได้รถล
 - Multiple regions of dynamic allocation (heaps/stacks)
- Efficiency
 - Memory placement
 - Runtime lookup
 - Compact translation tables

Virtually Addressed Base and Bounds



ักษายา painter ไม่ดั -> Irengu

215 10

Virtually Addressed Base and Bounds

(แลงวันทวเท/บรณ/ชา

- Pros?
 - Simple
 - Fast (2 registers, adder, comparator)
 - Safe
 - Sale

 Can relocate in physical memory without changing process
- Cons?
 - Can't keep program from accidentally overwriting its own code
 - Can't share code/data with other processes
 - Can't grow stack/heap as needed/

 $\frac{1}{100} \frac{1}{100} \frac{1}$


เลขุงจกรุกกวทอมโท ก รุงเขา เฉบ ฮานขบมุทุร

อาเจ้นกั เพบน

"Segmentation"

- Segment is a contiguous region of virtual memory
- Each process has a segment table (in hardware)
 - Entry in table = segment
- Segment can be located anywhere in physical memory
 - Each segment has: start, length, access permission
- Processes can share segments
 - Same start, length, same/different access permissions


Segmentation



		Segment start	length
2 bit segment #	code	0x4000	0x700
12 bit offset	data	0	0x500 o-
5 ¹⁹ → 4 NB · · ·	heap	_ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-
Virtual Memory	Stack	wsegment → hailer man 0x2000	0x1000

main: 240	store #1108, r2	x: 10
244	store pc+8, r31	
248	jump 360	mair
24c		4244
		4248
strlen: 360	loadbyte (r2), r3	4240
	•••	•••
420	jump (r31)	strle
	data → get base	•••
x: 1108	In segren a b c \0	4420
	OUM OWN OUW 1000 The Giste	1/20 /G/


x: 108	a b c \ 0		
•••			
main: 4240	store #1108, r2		
4244	store pc+8, r31		
4248	jump 360		
424c			
	•••		
strlen: 4360	loadbyte (r2),r3		
•••			
4420	jump (r31)		
Jupa lengh - check massion of			



miproted Mproces, on code sharing You

Segmentation

- Pros?
 - Can share code/data segments between processes
 - Can protect code segment from being overwritten
 - Can transparently grow stack/heap as needed
 - Can detect if need to copy-on-write
- Cons?




- - Need to find chunk of a particular size
- May need to rearrange memory from time to time to make room for new segment or growing segment
- External fragmentation: wasted space between chunks

Paged Translation


ยอภาของงานกา


- Manage memory in fixed size units, or pages
- Finding a free page is easy
 - Bitmap allocation: 0011111100000001100 Each bit represents one physical page frame
- Each process has its own page table
 - Stored in physical memory
 - Hardware registers
 - pointer to page table start
 - page table length down of Whi virtual mem

Paged Translation (Abstract)



Paged Translation (Implementation)





page swan tray wendation his 15 in 18 and 180 of swan tray wendation his 15 in 180 of swan tray wendation his 180 of swan tray

Gosson Jums load

- Might want many separate dynamic segments
 - Per-processor heaps
 - Per-thread stacks
 - Memory-mapped files
 - Dynamically linked libraries
- What if virtual address space is large?
 - 32-bits, 4KB pages => 500K page table entries
 - 64-bits => 4 quadrillion page table entries

Multi-level Translation

- Tree of translation tables

 - Paged segmentationMulti-level page tables
 - Multi-level paged segmentation


- Fixed-size page as lowest level unit of allocation
 - Efficient memory allocation (compared to segments)
 - Efficient for sparse addresses (compared to paging)
 - Efficient disk transfers (fixed size units)
 - Easier to build translation lookaside buffers
 - Efficient reverse lookup (from physical -> virtual)
 - Variable granularity for protection/sharing

Paged Segmentation


1 page table + segment table ansont

- Process memory is segmented
- Segment table entry:
 - Pointer to page table
 - Page table length (# of pages in segment)
 - Access permissions
- Page table entry:
 - Page frame
 - Access permissions
- Share/protection at either page or segment-level

Paged Segmentation (Implementation)



Multilevel Paging
Implementation



Multilevel Translation

• Pros:

- Allocate/fill only page table entries that are in use
- Simple memory allocation
- Share at segment or page level

Cons:

- Space overhead: one pointer per virtual page
- Two (or more) lookups per memory reference

Efficient Address Translation


- Translation lookaside buffer (TLB) → Shungstrunslation
 - Cache of recent virtual page -> physical page translations
 - If cache hit, use translation
 - If cache miss, walk multi-level page table
- Cost of translation =

Cost of TLB lookup +

Prob(TLB miss) * cost of page table lookup


TLB and Page Table Translation

MISSIS TLB



TLB Lookup

Physical Memory



Address Translation Uses

- Process isolation
 - Keep a process from touching anyone else's memory, or the kernel's
- Efficient interprocess communication segmentation เรียงหนักกั
 - Shared regions of memory between processes
- Shared code segments
 - E.g., common libraries used by many different programs
- Program initialization page , ก็ฉรูง , ในอการ์ page า เชาก โปรแกรมหายาโด
 - Start running a program before it is entirely in memory
- Dynamic memory allocation
 ANGLED
 - Allocate and initialize stack/heap pages on demand

Address Translation (more)

- Cache management → not cache
- Page coloring

 Program debugging

 ไปรแกบา กับ debuggev ๆ เภาบุกัก ร่านาย เครื่อง น
 - Data breakpoints when address is accessed
- Zero-copy I/O → Masmisina file → print @ Overhear Manufaction
 - Directly from I/O device into/out of user memory
- Memory mapped files mil controlled short ram strong the
 - Access file data using load/store instructions
- Demand-paged virtual memory
 - Illusion of near-infinite memory, backed by disk or memory on other machines

Address Translation (even more)

- Checkpointing/restart
 - Transparently save a copy of a process, without stopping the program while the save happens
- Persistent data structures
 - Implement data structures that can survive system reboots
- Process migration
 - Transparently move processes between machines
- Information flow control
 - Track what data is being shared externally
- Distributed shared memory
 - Illusion of memory that is shared between machines