




$Q \rightarrow ? + ?$




GO! ^{starting}
arduino
memory
multiplex
logic gate(OR)(AND)
counter(down)
beep
bcd Decoder





000 → 111
001 110
010 101
011 100



Finite State Machine Using VHDL

ມີຄູ່ກົດລາຍງານ (tip)

↳ ດັວວາສຳເນົາ ກົດລາຍງານ VHDL

↳ ສ້າງລາຍງານ VHDL

↳ ຍັງໃຈ design > synthesize > view technology schematic ✓

↳ ms test input ດັວວາສຳເນົາ ລາຍງານ VHDL

↳ (right click) on VHDL module > new source > VHDL test bench > (input) [fileName]
> next > next > finish

↳ ເລີ່ມໂຮງກໍາ

↳ ລາຍລະອຽດກໍາໄຊຕົວ
constant <clock>_period : time := 10 ns; // 62

62
-- Clock process definition // 74-81

<clock>-process : process

begin

<clock> <= '0';

wait for <clock>_period/2;

<clock> <= '1';

wait for <clock>_period/2;

end process;

wait for <clock>_period/2; // 82

↳ ຄໍາໃຫ້ໃນ VHDL test bench ເຊິ່ງເພີ້ນທີ່ໃຫ້ input ຢັດຕື່ອງສັບ output

ຕັ້ງລັບຂໍ້າວຸດ

stim_proc : process

begin

wait for 100 ns;

-- insert stimulus here

9^o syntax → name_port_input <= 'logic';

wait;

end process

၃) ပုဂ္ဂန်များ

b) wait

↳ `mglusya! wait for [time] [unit];`

wait for 10 ns;

↳ కొవిడ్ వల్ వర్క్ బెంచ్ గ్రామాల్లలో

↳ გვადგინთ ეფექტურობა \circ implementation \circ simulation

↳ lab tab design >> simulate behavioral >> yes

↳ 現在-新窗口simulate new window

↳ keyword: signal

↳ represent wires within a circuit.

Architecture [name] of [entity] is

signal a,b,temp : std_logic;

begin

temp \leq a and b;

$c \leftarrow \text{temp and } D;$

end [name];

↳ How to use “when” (concurrent statement)

L, Select using when statement

$z \leftarrow a \text{ when } aa = '1', \text{ else}$

b when $bb = '1'$ else

C : o

9

↳ (all) priority logic

↳ 例題 $aa = '1'$ ຈິນຢູ່ທີ່ອໍານວຍລົງທຶນກໍ່ເພື່ອລືບເລືດ

↳ How to use 'with' statement (concurrent statement)

↳ syntax

with [condition_expression] select

target := expression when choice1, -- (⇒) choice1 = condition-expression

expression2 when choice2,

expressionN when choiceN;

- - '0' when others; -- optional

Hand-drawn logic diagram illustrating a two-level multiplexing circuit:

- The first MUX2:1 (top) has inputs a and b , and control input c . Its output is the second input to the second MUX2:1.
- The second MUX2:1 (bottom) has control input c and its output is labeled z .
- The entire circuit is annotated with a large 'X' mark.

$\text{X}(\text{H}_2\text{O})_2^+$ 'z'
↓
tri state

↳ Process and Sequential statements

↳ how does process work?

↳ sequential constructs → if statement

↳ type of process ↳ case statement

↳ hardware modeling example

↳ Process

↳ processes are executed one after another in the order in which they are written.

process () sensitivity list → the change of the signal will execute this.

begin

} these statements will execute sequentially (sequential behavior)

end process;

whole concurrently

↳ multiple processes will execute concurrently while each process executes sequentially.

↳ variable can only be used inside the process.

↳ process is primary concurrent VHDL statement, described sequential behavior

↳ when ff, latch, reg

↳ misnomer because sequential statements are not generated sequentially

↳ NOTE: sequential statement does not always generate sequential hardware.

↳ wait statement, put only one driver to the signal

↳ If statement

↳ concept is the same of C, but the result to hw can be different.

if [condition] then [sequential_statement]

elsif [condition] then [sequential_statement]

else [~] end if;

↳ Case statement

↳ similar with select

case [expression] is

when [choice1] => [statement] → tip

:

when others => [statement]

end case;

(multiple range(0-4))

when 0 to 4 => x <= '1';

glossy overlap

Entity

↳ implements input, output

Architecture

↳ arch

↳ behavior → how my design work?

↳ function → how $output = f(input)$

↳ relation between input and output of entity

↳ gl syntax

architecture [architecture-name] of [entity-name] is

-- declarations

begin

-- concurrent_statements *abson execute at the same time*

end [architecture-name];

↳ a design can be described in an architecture using various levels of abstraction

↳ in gate level, behavior

↳ if you know how the input and output is

↳ gate level

↳ *behavioral*

architecture [name] of [entity] is

begin

$c \leftarrow a \text{ and } b;$

$x \leftarrow a \text{ xor } b;$

end [name];

↳ behavioral style

↳ more higher level

architecture [name] of [entity] is

begin


process(a, b)

begin


*if $a = '1'$ and $b = '1'$ then $c \leftarrow '1'$;
else $c \leftarrow '0'$;
end if;*

end process;

end [name];




- ↳ structural
- ↳ it is possible to mix 3 modeling style in a single architecture body
- ↳ You design what you libraries are using to implement your component




Driver

- ↳ ပါမ်းပေါ်အတွက်သိမ်းမှုများ
 $O = a \text{ and } b;$



- ↳ ပါမ်းမှု
 $O = a \text{ and } b;$
 $O = c \text{ and } d;$

multiple driver



မြန်မာစာမျက်နှာ "စောင့်ပို့ခွဲခဲ့"


$\text{sig } C = a \text{ when } \text{sel} = 1 \text{ else}$
b when $\text{sel} = 0 \text{ else}$
 $\text{default_value};$

with sel select

$\text{sig } C = a \text{ when } 1$

\sim
 \sim

$z \text{ when others}$



	rp	yp	gp	rs	gs	rw	yw	gw
P1	0	0	1	1	0	0	1	0

P2

g1

g2

g3

S



ws1

ws2


w

ww1


ww2



control-unit-address



address Decoder



hami









(7)

task modello

(2)

(3)

in1 in2 in3



RAM 16x4S

↪ WE = '0'

↪ WCLK → RAM, និងក្នុង RAM ផ្តល់

↪ WE = '1'


↪ WCLK = '1', load data from (D3:D0) into the word selected by 4 bit add (A3:A0)


↪ តាមដែលខ្លួនរបស់ខ្លួន ចំណាំនៅក្នុង RAM នឹង WCLK

↪ នាយកដោយ 1, 0 និងមនុស្ស

Inputs		Outputs	
WE (mode)	WCLK	D3:D0	O3:O0
0 (read)	X	X	Data
1 (read)	0	X	Data
1 (read)	1	X	Data
1 (write)	↑	D3:D0	D3:D0
1 (read)	↓	X	Data

Data = word addressed by bits A3:A0.





ram64 6 bits selector \otimes col (decode) \otimes msb on data out

ram256 6 bits selector \otimes row \otimes (Q_0, Q_1) \rightarrow msb on data out
 $\downarrow 00, 01, 10, 11$

ram1024 15 bits in \rightarrow mod 00, 01, 10, 11 - 16 rows

