

Ryotaro Sakai¹ Fumihiko Ino² Kenichi Hagihara²



¹School of Engineering Science, Osaka University ²Graduate School of Information Science and Technology, Osaka University

Issue on runtime access analysis

• LB and UB are given on 1-D memory space though practical data are usually accessed as multi-dimensional data




Memory region to be transferr Performance is limited due to increased amount of CPU-GPU

Device memory is wasted due to non-referred region

Proposed method


- · Basic idea is to extend the previous method [1] to multidimensional space
 - · Apply the previous method [1] to each dimension to compute lower and upper bounds for every dimension
 - Decompose the data space according to lower and upper bounds



Discussion on assumptions

- · An additional assumption on memory access pattern is needed to ensure correct decomposition
 - . The affine feature is not sufficient due to mod operations






• We think this assumption is not too strict for practical apps

Background

- . Multi-GPU systems are useful for accelerating large-scale data processing
- One drawback is more programming efforts needed for data decomposition and task distribution
 - Device memory has a smaller capacity than host memory



Overview

system (not vet)

2016/1/19

data transfer


- · Goal: an automated framework that facilitates large-scale computation on a multi-GPU system
 - The framework automates data decomposition, CPU-GPU data transfer
- Method: an extension of previous system [1] such that multidimensional data can be efficiently processed on a multi-GPU
- · Preliminary estimation: estimated segment size
 - For matrix multiplication, our method reduces the segment size by 88%
 - Multiplication of $40,000 \times 40,000$ matrices can be done with 1 GB of device memory (instead of 6 GB of device memory) ACSI 2016

Translating 1-D space to multi-dimensional space

- 1-D space must be translated into k-D space to compute lower and upper bounds for each dimension
- Assumption needed for translation: pitch information on each dimension is given by programmers
- Example: translation from A[index] to A[x][y][z]




Discussion on translator



Previous system [1]


· A multi-GPU system capable of executing a single-GPU code



Previous runtime analysis [1]

A sampling run approach


· Given a task, the runtime estimates memory region to be accessed during kernel execution by executing the task par



- · Assumption needed for correct estimation: memory access pattern must be represented as an affine function
 - · Array indexes are given as affine functions comprising thread indexes and thread block indexes



Preliminary estimation



Conclusion

- · A method for automating multi-dimensional data decomposition for multi-GPU systems
- . An extension of the previous method [1]
- · Data decomposition based on a sampling run approach
- Preliminary estimation for matrix multiplication
 - · 88% smaller data segment will be generated
 - · An additional assumption is needed to obtain correct decomposition; the affine feature is not sufficient
- Future work
 - · Clarify the additional assumption for correct decomposition
 - Performance evaluation using real CUDA programs

ACSI 2016