


Verilog 练习 1 基本逻辑门和组合电路的设计

一. 练习内容

1. 用 Verilog 完成三态门的设计，并用 Vivado 进行仿真。
2. 用 Verilog 完成 4 位加法器的设计，并使用 Vivado 进行仿真。


二. 源程序及仿真结果截图

1. 源程序:



```
1      timescale 1ns / 1ps
2
3      module tri_state_gate(
4          input wire data_in,    // 数据输入
5          input wire enable,     // 使能信号
6          output wire data_out   // 数据输出
7      );
8
9      // 三态门实现
10     // 当enable=1时, 数据通过; 当enable=0时, 输出高阻态
11     assign data_out = enable ? data_in : 1'bz;
12
13     endmodule
```

测试代码:




```
1      timescale 1ns / 1ps
2      module tb_tri_state_gate;
3          reg data_in;
4          reg enable;
5          wire data_out;
6          // 实例化被测试模块
7          tri_state_gate uut(
8              .data_in(data_in),
9              .enable(enable),
10             .data_out(data_out)
11          );
12          initial begin
13              // 初始化信号
14              data_in = 0;
15              enable = 0;
16              // 测试用例
17              #10;
18              data_in = 1; enable = 0; // 情况1: 使能关闭, 输出应为高阻态(z)
19              #10;
20              data_in = 1; enable = 1; // 情况2: 使能开启, 输出应为1
21              #10;
22              data_in = 0; enable = 1; // 情况3: 使能开启, 输出应为0
23              #10;
24              data_in = 0; enable = 0; // 情况4: 使能关闭, 输出应为高阻态(z)
25              #10;
26              data_in = 1; enable = 1; // 情况5: 使能开启, 输出应为1
27              #20 $finish; // 结束仿真
28          end
29      end
```

```

30 // 监控输出
31 initial begin
32     $monitor("Time=%0t: enable=%b, data_in=%b, data_out=%b",
33             $time, enable, data_in, data_out);
34 end
35
36 endmodule

```

仿真结果:



```

Time=0: enable=0, data_in=0, data_out=z
Time=10000: enable=0, data_in=1, data_out=z
Time=20000: enable=1, data_in=1, data_out=1
Time=30000: enable=1, data_in=0, data_out=0
Time=40000: enable=0, data_in=0, data_out=z
Time=50000: enable=1, data_in=1, data_out=1
$finish called at time : 70 ns : File "D:/vivado/homework/project_1/project_1.srcs/sources_1/new/proj1.1" Line 35

```

2. 源程序

```
SIMULATION Behavioral Simulation - Functional - sim_1 - adder_4bit x
proj_2.v x proj2_2.v x Untitled 3 x
D:\vivado\homework\project_2\project_2.srcs\sources_1\new\proj_2.v


1 timescale 1ns / 1ps
2
3 module adder_4bit(
4     input wire [3:0] a, // 4位加数A
5     input wire [3:0] b, // 4位加数B
6     input wire cin, // 进位输入
7     output wire [3:0] sum, // 4位和
8     output wire cout // 进位输出
9 );
10
11 // 使用行为级描述实现4位加法器
12 assign {cout, sum} = a + b + cin;
13
14 endmodule
```

测试代码

```
proj_2.v x proj2_2.v x Untitled 3 x
D:\vivado\homework\project_2\project_2.srcs\sim_1\new\proj2_2.v

1 timescale 1ns / 1ps
2
3 module tb_adder_4bit:
4
5     // 测试信号
6     reg [3:0] a;
7     reg [3:0] b;
8     reg cin;
9     wire [3:0] sum;
10    wire cout;
11
12    // 实例化被测试模块
13    adder_4bit uut(
14        .a(a),
15        .b(b),
16        .cin(cin),
17        .sum(sum),
18        .cout(cout)
19    );
20
21    // 初始化
22    initial begin
23        // 初始化信号
24        a = 4'b0000;
25        b = 4'b0000;
26        cin = 0;
27
28        // 测试用例 - 覆盖各种情况
29        #10 a = 4'b0001; b = 4'b0001; cin = 0; // 1 + 1 = 2
30        #10 a = 4'b0011; b = 4'b0010; cin = 0; // 3 + 2 = 5
31        #10 a = 4'b0111; b = 4'b0001; cin = 0; // 7 + 1 = 8
32        #10 a = 4'b1000; b = 4'b1000; cin = 0; // 8 + 8 = 16 (有进位)
33        #10 a = 4'b1111; b = 4'b0001; cin = 0; // 15 + 1 = 16 (有进位)
34        #10 a = 4'b1111; b = 4'b0001; cin = 1; // 15 + 1 + 1 = 17 (有进位)
35        #10 a = 4'b0101; b = 4'b1010; cin = 0; // 5 + 10 = 15
36        #10 a = 4'b0000; b = 4'b0000; cin = 1; // 0 + 0 + 1 = 1
37
38        #20 $finish; // 结束仿真
39    end
40
41    // 监控输出 - 在Tcl控制台显示结果
42    initial begin
43        $monitor("Time=%0t: a=%d, b=%d, cin=%b, sum=%d, cout=%b, Total=%d",
44            $time, a, b, cin, sum, cout, {cout, sum});
45    end
46
47 endmodule
```

仿真结果



```

Time=0: a= 0, b= 0, cin=0, sum= 0, cout=0, Total= 0
Time=10000: a= 1, b= 1, cin=0, sum= 2, cout=0, Total= 2
Time=20000: a= 3, b= 2, cin=0, sum= 5, cout=0, Total= 5
Time=30000: a= 7, b= 1, cin=0, sum= 8, cout=0, Total= 8
Time=40000: a= 8, b= 8, cin=0, sum= 0, cout=1, Total=16
Time=50000: a=15, b= 1, cin=0, sum= 0, cout=1, Total=16
Time=60000: a=15, b= 1, cin=1, sum= 1, cout=1, Total=17
Time=70000: a= 5, b=10, cin=0, sum=15, cout=0, Total=15
Time=80000: a= 0, b= 0, cin=1, sum= 1, cout=0, Total= 1
$finish called at time : 100 ns : File "D:/vivado/homework/project_2/project_2.srcs/sim_1/new/proj2_2.v" Line 38
  
```

Verilog 练习 2 组合电路的设计

一. 练习内容

1. 用 Verilog 完成 3-8 译码器的设计，并用 Vivado 进行仿真。
2. 用 Verilog 完成两个 4 位二进制数据比较器的设计，并使用 Vivado 进行仿真。

二. 源程序及仿真结果截图

1. 源程序


```
proj3.v x proj3_3.v x Untitled 4 x
D:\Vivado\homework\project_3\srcs\sources_1\new\proj3.v

1 timescale 1ns / 1ps
2
3 module decoder_3to8(
4     input wire [2:0] a, // 3位输入
5     input wire enable, // 使能信号
6     output reg [7:0] y // 8位输出
7 );
8
9 // 3-8译码器逻辑
10 always @(a) begin
11     if (enable) begin
12         case(a)
13             3'b000: y = 8'b00000001;
14             3'b001: y = 8'b00000010;
15             3'b010: y = 8'b00000100;
16             3'b011: y = 8'b00001000;
17             3'b100: y = 8'b00010000;
18             3'b101: y = 8'b00100000;
19             3'b110: y = 8'b01000000;
20             3'b111: y = 8'b10000000;
21             default: y = 8'b00000000;
22         endcase
23     end else begin
24         y = 8'b00000000; // 使能无效时输出全0
25     end
26 end
27
28 endmodule
```

测试代码

```
1 timescale 1ns / 1ps
2
3 module tb_decoder_3to8;
4
5     // 测试信号
6     reg [2:0] a;
7     reg enable;
8     wire [7:0] y;
9
10    // 实例化被测测试模块
11    decoder_3to8 uut(
12        .a(a),
13        .enable(enable),
14        .y(y)
15    );
16
17    // 初始化
18    initial begin
19        // 初始化信号
20        a = 3'b000;
21        enable = 0;
22
23        // 测试用例
24        #10 enable = 0; a = 3'b000; // 使能关闭
25        #10 enable = 1; a = 3'b000; // 输出第0位为1
26        #10 enable = 1; a = 3'b001; // 输出第1位为1
27        #10 enable = 1; a = 3'b010; // 输出第2位为1
28        #10 enable = 1; a = 3'b011; // 输出第3位为1
29        #10 enable = 1; a = 3'b100; // 输出第4位为1
30        #10 enable = 1; a = 3'b101; // 输出第5位为1
31        #10 enable = 1; a = 3'b110; // 输出第6位为1
32        #10 enable = 1; a = 3'b111; // 输出第7位为1
33        #10 enable = 0; a = 3'b000; // 使能关闭，输出全0
34
35        #20 $finish;
36    end
37
38    // 监控输出
39    initial begin
40        $monitor("Time=%0t: enable=%b, a=%b, y=%b", $time, enable, a, y);
41    end
42
43 endmodule
```

仿真结果



```
Time=0: enable=0, a=000, y=00000000
Time=20000: enable=1, a=000, y=00000001
Time=30000: enable=1, a=001, y=00000010
Time=40000: enable=1, a=010, y=00000100
Time=50000: enable=1, a=011, y=00001000
Time=60000: enable=1, a=100, y=00010000
Time=70000: enable=1, a=101, y=00100000
Time=80000: enable=1, a=110, y=01000000
Time=90000: enable=1, a=111, y=10000000
Time=100000: enable=0, a=000, y=00000000
$finish called at time : 120 ns : File "D:/vivado/homework/project_3/project_3.srsc/sim_1/new/proj3_3.v" Line 35
```

2. 源代码

SIMULATION - Behavioral Simulation - Functional - sim_1 - tb_comparator_4bit

proj4.v x proj4_4.v x Untitled 5 x

D:\vivado\homework\project_4\project_4.srcs\sources_1\new\proj4.v

```
1 timescale 1ns / 1ps
2
3 module comparator_4bit(
4     input wire [3:0] a,      // 4位输入A
5     input wire [3:0] b,      // 4位输入B
6     output wire eq,          // A等于B
7     output wire gt,          // A大于B
8     output wire lt           // A小于B
9 );
10
11 // 比较逻辑
12 assign eq = (a == b);        // 相等比较
13 assign gt = (a > b);         // 大于比较
14 assign lt = (a < b);         // 小于比较
15
16 endmodule
```

测试代码


```
1 timescale 1ns / 1ps
2
3 module tb_comparator_4bit:
4
5     // 测试信号
6     reg [3:0] a;
7     reg [3:0] b;
8     wire eq;
9     wire gt;
10    wire lt;
11
12    // 实例化被测模块
13    comparator_4bit uut(
14        .a(a),
15        .b(b),
16        .eq(eq),
17        .gt(gt),
18        .lt(lt)
19    );
20
21    // 初始化
22    initial begin
23        // 初始化信号
24        a = 4'b0000;
25        b = 4'b0000;
26    end
```

```

27 // 测试用例
28 #10 a = 4'b0000; b = 4'b0000; // 相等
29 #10 a = 4'b0001; b = 4'b0000; // A > B
30 #10 a = 4'b0000; b = 4'b0001; // A < B
31 #10 a = 4'b0101; b = 4'b0101; // 相等
32 #10 a = 4'b0111; b = 4'b0011; // A > B
33 #10 a = 4'b0011; b = 4'b0111; // A < B
34 #10 a = 4'b1111; b = 4'b1110; // A > B
35 #10 a = 4'b1000; b = 4'b1001; // A < B
36 #10 a = 4'b1100; b = 4'b1100; // 相等
37
38 #20 $finish;
39 end
40
41 // 监控输出
42 initial begin
43     $monitor("Time=%0t: a=%d, b=%d, eq=%b, gt=%b, lt=%b",
44             $time, a, b, eq, gt, lt);
45 end
46
47 endmodule

```

仿真结果



```

Time=0: a= 0, b= 0, eq=1, gt=0, lt=0
Time=20000: a= 1, b= 0, eq=0, gt=1, lt=0
Time=30000: a= 0, b= 1, eq=0, gt=0, lt=1
Time=40000: a= 5, b= 5, eq=1, gt=0, lt=0
Time=50000: a= 7, b= 3, eq=0, gt=1, lt=0
Time=60000: a= 3, b= 7, eq=0, gt=0, lt=1
Time=70000: a=15, b=14, eq=0, gt=1, lt=0
Time=80000: a= 8, b= 9, eq=0, gt=0, lt=1
Time=90000: a=12, b=12, eq=1, gt=0, lt=0
$finish called at time : 110 ns : File "D:/vivado/homework/project_4/project_4.srcs/sim_1/new/proj4_4.v" Line 38

```



Verilog 练习 3 触发器

一. 练习内容

1. 用 Verilog 完成具有异步清零和异步置 1 的 D 触发器的设计，并用 Vivado 进行仿真。
2. 用 Verilog 完成时钟下降沿触发的 JK 触发器的设计，使用 Vivado 进行仿真。

二. 源程序及仿真结果截图

1. 源程序



```
1 timescale 1ns / 1ps
2
3 module d_ff_async(
4     input wire clk,          // 时钟信号
5     input wire async_reset,  // 异步复位 (清零)
6     input wire async_set,    // 异步置位 (置1)
7     input wire d,            // 数据输入
8     output reg q,            // 数据输出
9     output reg q_bar         // 反相输出
10 );
11
12 // 异步复位、异步置位的D触发器
13 always @(posedge clk or posedge async_reset or posedge async_set) begin
14     if (async_reset) begin
15         // 异步复位优先级最高
16         q <= 1'b0;
17         q_bar <= 1'b1;
18     end else if (async_set) begin
19         // 异步置位
20         q <= 1'b1;
21         q_bar <= 1'b0;
22     end else begin
23         // 正常时钟触发
24         q <= d;
25         q_bar <= ~d;
26     end
27 end
28
29 endmodule
```


测试代码

```
SIMULATION - Behavioral Simulation - Functional - sim_1 - tb_d_ff

proj5.v x proj5_5.v x Untitled 6 x
D:\vivado\homework\project_5\project_5.srcs\sim_1\new/pr

1  timescale 1ns / 1ps
2
3  module tb_d_ff_async:
4
5      // 测试信号
6      reg clk;
7      reg async_reset;
8      reg async_set;
9      reg d;
10     wire q;
11     wire q_bar;
12
13     // 实例化被测试模块
14     d_ff_async uut(
15         .clk(clk),
16         .async_reset(async_reset),
17         .async_set(async_set),
18         .d(d),
19         .q(q),
20         .q_bar(q_bar)
21     );
22
23     // 时钟生成 - 周期20ns (50MHz)
24     initial begin
25         clk = 0;
26         forever #10 clk = ~clk;
27     end
28
29
30     initial begin
31         // 初始化
32         async_reset = 0;
33         async_set = 0;
34         d = 0;
35         // 测试异步复位
36         #15 async_reset = 1;
37         #20 async_reset = 0;
38         // 测试正常操作
39         #20 d = 1;
40         #20 d = 0;
41         #20 d = 1;
42         // 测试异步置位
43         #15 async_set = 1;
44         #20 async_set = 0;
45         // 继续正常操作
46         #20 d = 0;
47         #20 d = 1;
48         // 测试复位和置位同时有效 (复位优先级高)
49         #15 async_reset = 1;
50         async_set = 1;
51         #20 async_reset = 0;
52         async_set = 0;
53         #50 $finish;
54     end
55     // 监控输出
56     initial begin
57         $monitor("Time=%0t: clk=%b, reset=%b, set=%b, d=%b, q=%b, q_bar=%b",
58             $time, clk, async_reset, async_set, d, q, q_bar);
59     end
60
61 endmodule
```

仿真结果




2. 源程序

测试代码

```
proj6.v x proj6_6.v x Untitled 7 x
D:/vivado/homework/project_6/project_6_srcs/sim_1/new/proj

1 timescale 1ns / 1ps
2
3 module tb_jk_ff_negedge:
4
5     // 测试信号
6     reg clk;
7     reg j;
8     reg k;
9     reg reset;
10    wire q;
11    wire q_bar;
12
13    // 实例化被测模块
14    jk_ff_negedge uut(
15        .clk(clk),
16        .j(j),
17        .k(k),
18        .reset(reset),
19        .q(q),
20        .q_bar(q_bar)
21    );
22
23    // 时钟生成 - 周期20ns (50MHz)
24    initial begin
25        clk = 0;
26        forever #10 clk = ~clk;
27    end
28
29    // 测试同步复位
30    initial begin
31        // 初始化
32        j = 0;
33        k = 0;
34        reset = 0;
35
36        // 测试同步复位
37        #15 reset = 1;
38        #20 reset = 0;
39
40        // 测试JK功能
41        #20 j = 0; k = 0; // 保持
42        #20 j = 0; k = 1; // 复位
43        #20 j = 1; k = 0; // 置位
44        #20 j = 1; k = 1; // 翻转
45        #20 j = 1; k = 1; // 再次翻转
46        #20 j = 0; k = 0; // 保持
47        #20 j = 1; k = 1; // 翻转
48        #20 j = 0; k = 1; // 复位
49
50        // 测试复位功能
51        #20 reset = 1;
52        #20 reset = 0;
53
54        #50 $finish;
55    end
56
57    // 监控输出
58    initial begin
59        $monitor("Time=%0t: clk=%b, reset=%b, j=%b, k=%b, q=%b, q_bar=%b",
60            $time, clk, reset, j, k, q, q_bar);
```

仿真结果




Verilog 练习 4 计数器

一. 练习内容

1. 用 Verilog 完成具有异步清零和异步置 1 的模 10 计数器的设计，并用 Vivado 进行仿真。
2. 用 Verilog 完成具有同步清零和同步步置 1 的模 16 计数器的设计，使用 Vivado 进行仿真。

二. 源程序及仿真结果截图

1. 源程序




```
1  timescale 1ns / 1ps
2
3  module counter_mod10_async(
4      input wire clk,           // 时钟信号
5      input wire async_reset,   // 异步复位 (清零)
6      input wire async_set,     // 异步置位 (置为9)
7      output reg [3:0] count,    // 计数输出
8      output wire carry         // 进位输出
9  );
10
11  // 模10计数器 (0-9循环)
12  always @(posedge clk or posedge async_reset or posedge async_set) begin
13      if (async_reset) begin
14          // 异步复位优先级最高, 清零
15          count <= 4'b0000;
16      end else if (async_set) begin
17          // 异步置位, 置为9
18          count <= 4'b1001;
19      end else begin
20          // 正常计数
21          if (count == 4'b1001) begin
22              count <= 4'b0000; // 达到9后回到0
23          end else begin
24              count <= count + 1; // 递增计数
25          end
26      end
27  end
28
29  // 进位输出: 当计数为9时产生进位
30  assign carry = (count == 4'b1001);
31
32  endmodule
```

测试代码

```
proj7.v x proj7_7.v x Untitled 8 x
D:/vivado/homework/project_7/project_7.srcs/sim_1/new/proj7

1 timescale 1ns / 1ps
2
3 module tb_counter_mod10_async;
4
5     // 测试信号
6     reg clk;
7     reg async_reset;
8     reg async_set;
9     wire [3:0] count;
10    wire carry;
11
12    // 实例化被测模块
13    counter_mod10_async uut(
14        .clk(clk),
15        .async_reset(async_reset),
16        .async_set(async_set),
17        .count(count),
18        .carry(carry)
19    );
20
21    // 时钟生成 - 周期20ns (50MHz)
22    initial begin
23        clk = 0;
24        forever #10 clk = ~clk;
25    end
26
27    // 测试用例
28    initial begin
29        // 初始化
30        async_reset = 0;
31        async_set = 0;
32
33        // 测试异步复位
34        #15 async_reset = 1;
35        #30 async_reset = 0;
36
37        // 让计数器运行几个周期
38        #200;
39
40        // 测试异步置位
41        #15 async_set = 1;
42        #30 async_set = 0;
43
44        // 继续运行
45        #200;
46
47        // 测试复位和置位同时有效 (复位优先级高)
48        #15 async_reset = 1;
49        async_set = 1;
50        #30 async_reset = 0;
51        async_set = 0;
52
53        // 完整测试模10计数
54        #400;
55
56        $finish;
57    end
58
59    // 监控输出
60    initial begin
61        $monitor("Time=%0t: clk=%b, reset=%b, set=%b, count=%d, carry=%b",
62            $time, clk, async_reset, async_set, count, carry);
63    end
64
65 endmodule
```


仿真结果




Tcl Console x Messages Log

Scope Sources Objects

```

Time=650000: clk=1, reset=0, set=0, count= 6, carry=0
Time=660000: clk=0, reset=0, set=0, count= 6, carry=0
Time=670000: clk=1, reset=0, set=0, count= 7, carry=0
Time=680000: clk=0, reset=0, set=0, count= 7, carry=0
Time=690000: clk=1, reset=0, set=0, count= 8, carry=0
Time=700000: clk=0, reset=0, set=0, count= 8, carry=0
Time=710000: clk=1, reset=0, set=0, count= 9, carry=1
Time=720000: clk=0, reset=0, set=0, count= 9, carry=1
Time=730000: clk=1, reset=0, set=0, count= 0, carry=0
Time=740000: clk=0, reset=0, set=0, count= 0, carry=0
Time=750000: clk=1, reset=0, set=0, count= 1, carry=0
Time=760000: clk=0, reset=0, set=0, count= 1, carry=0
Time=770000: clk=1, reset=0, set=0, count= 2, carry=0
Time=780000: clk=0, reset=0, set=0, count= 2, carry=0
Time=790000: clk=1, reset=0, set=0, count= 3, carry=0
Time=800000: clk=0, reset=0, set=0, count= 3, carry=0
Time=810000: clk=1, reset=0, set=0, count= 4, carry=0
Time=820000: clk=0, reset=0, set=0, count= 4, carry=0
Time=830000: clk=1, reset=0, set=0, count= 5, carry=0
Time=840000: clk=0, reset=0, set=0, count= 5, carry=0
Time=850000: clk=1, reset=0, set=0, count= 6, carry=0
Time=860000: clk=0, reset=0, set=0, count= 6, carry=0
Time=870000: clk=1, reset=0, set=0, count= 7, carry=0
Time=880000: clk=0, reset=0, set=0, count= 7, carry=0
Time=890000: clk=1, reset=0, set=0, count= 8, carry=0
Time=900000: clk=0, reset=0, set=0, count= 8, carry=0
Time=910000: clk=1, reset=0, set=0, count= 9, carry=1
Time=920000: clk=0, reset=0, set=0, count= 9, carry=1
Time=930000: clk=1, reset=0, set=0, count= 0, carry=0
$finish called at time : 935 ns : File "D:/vivado/homework/project_7/project_7.srcs/sim_1/new/proj7_7.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_counter_mod10_async_behav' loaded.
  
```


2. 源程序



```
proj8.v x proj8_8.v x Untitled 9 x
D:\vivado\homework\project_8\project_8.srcs\sources_1/new\proj8.v

1  timescale 1ns / 1ps
2
3  module counter_mod16_sync(
4      input wire clk,           // 时钟信号
5      input wire sync_reset,    // 同步复位 (清零)
6      input wire sync_set,      // 同步置位 (置为15)
7      output reg [3:0] count,    // 计数输出
8      output wire carry         // 进位输出
9  );
10
11  // 模16计数器 (0-15循环)
12  always @(posedge clk) begin
13      if (sync_reset) begin
14          // 同步复位, 在时钟上升沿生效
15          count <= 4'b0000;
16      end else if (sync_set) begin
17          // 同步置位, 在时钟上升沿生效
18          count <= 4'b1111;
19      end else begin
20          // 正常计数
21          count <= count + 1; // 自动从15回到0 (4位溢出)
22      end
23  end
24
25  // 进位输出: 当计数为15时产生进位
26  assign carry = (count == 4'b1111);
27
28  endmodule
```

测试代码



The screenshot shows the Vivado IDE interface with three tabs: `proj8.v`, `proj8_8.v`, and `Untitled 9`. The active tab is `proj8_8.v`, which contains a Verilog testbench for a 16-bit counter module. The code is as follows:

```
1  `timescale 1ns / 1ps
2
3  module tb_counter_mod16_sync;
4
5      // 测试信号
6      reg clk;
7      reg sync_reset;
8      reg sync_set;
9      wire [3:0] count;
10     wire carry;
11
12     // 实例化被测试模块
13     counter_mod16_sync uut(
14         .clk(clk),
15         .sync_reset(sync_reset),
16         .sync_set(sync_set),
17         .count(count),
18         .carry(carry)
19     );
20
21     // 时钟生成 - 周期20ns (50MHz)
22     initial begin
23         clk = 0;
24         forever #10 clk = ~clk;
25     end
26
27     // 测试用例
28     initial begin
29         // 初始化
30         sync_reset = 0;
31         sync_set = 0;
```

The left sidebar shows the project hierarchy with tabs for `Scope`, `Sources`, and `Objects`. The `Sources` tab is active, showing the testbench file `proj8_8.v`. The `Objects` tab is also visible, showing the testbench module `tb_counter_mod16_sync`. The `Scope` tab is currently empty.

```

33 // 让计数器运行几个周期
34 #100;
35
36 // 测试同步复位（在时钟边沿生效）
37 #15 sync_reset = 1;
38 #20 sync_reset = 0;
39
40 // 继续运行
41 #100;
42
43 // 测试同步置位（在时钟边沿生效）
44 #15 sync_set = 1;
45 #20 sync_set = 0;
46
47 // 继续运行
48 #100;
49
50 // 测试复位和置位同时有效（复位优先级高）
51 #15 sync_reset = 1;
52 sync_set = 1;
53 #20 sync_reset = 0;
54 sync_set = 0;
55
56 // 完整测试模16计数
57 #400;
58
59 $finish;
60 end
61
62 // 监控输出
63 initial begin
64     $monitor("Time=%0t: clk=%b, reset=%b, set=%b, count=%d, carry=%b",
65             $time, clk, sync_reset, sync_set, count, carry);
66 end

```

仿真结果

