

# Instruction-Level Parallelism



Presented by: Han Trung Dinh

# References and Evaluation

- References:

- Kai H., Naresh J., Advanced Computer Architecture - Parallelism, Scalability, Programmability, McGraw-Hill, 2008
- John L. H., David A. P., Computer Architecture, A Quantitative Approach, 6<sup>th</sup> edition, Elsevier, 2019
- Ata E., Computer Systems - Digital Design, Fundamentals of Computer Architecture and Assembly Language, Springer, 2018
- Igor Z. Low-Level Programming - C, Assembly, and Program Execution on Intel® 64 Architecture, Apress 2017
- Larry D. P., Modern Assembly Language Programming with the ARM Processor, Elsevier, 2016
- Barry B. B., The Intel microprocessors - The Architecture, Programming, and Interfacing, 8th Edition, Prentice Hall, 2008
- *Using ScoreBoard & Tomasulo slides from <http://www.csie.nuk.edu.tw/~wuch/course/eef011/>*

(\*) Note that this course uses a lot of sources from the Internet

- Evaluation:

- Projects/paper presentation/writing papers: 50%
- Final exam: 50%

- Prerequisites:

- Students should have fundamental knowledge of Computer Architecture

# What is pipelining?

---

## Pipelining:


- is an implementation technique whereby multiple instructions are overlapped in execution
- takes advantage of parallelism that exists among the actions needed to execute an instruction

# Pipeline Stages

1. Instruction fetch cycle (IF)
2. Instruction decode/register fetch cycle (ID)
3. Execution/effective address cycle (EX):
4. Memory access (MEM)
5. Write-back cycle (WB)

Instr. No.	Pipeline Stage						
<b>1</b>	IF	ID	EX	MEM	WB		
<b>2</b>		IF	ID	EX	MEM	WB	
<b>3</b>			IF	ID	EX	MEM	WB
<b>4</b>				IF	ID	EX	MEM
<b>5</b>					IF	ID	EX
<b>Clock Cycle</b>	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>

# Pipeline Stages (cont.)



# The Major Hurdle of Pipelining—Pipeline Hazards

---

1. **Structural hazards**: arise from resource conflicts when the hardware cannot support all possible combinations of instructions simultaneously in overlapped execution
2. **Data hazards**: arise when an instruction depends on the results of a previous instruction in a way that is exposed by the overlapping of instructions in the pipeline.
3. **Control hazards**: arise from the pipelining of branches and other instructions that change the PC.

# Performance of Pipelines With Stalls

---

$$\text{Speedup} = \frac{\text{CPI unpipelined}}{1 + \text{Pipeline stall cycles per instruction}}$$

One important simple case is where all instructions take the same number of cycles:  
(Pipeline depth = # of pipeline stages)

$$\text{Speedup} = \frac{\text{Pipeline depth}}{1 + \text{Pipeline stall cycles per instruction}}$$

# Data Hazards


---

Assume instruction i occurs in program order before instruction j and both instructions use register x, then there are three different types of hazards that can occur between i and j:


1. **Read After Write (RAW) hazard**: these occur when a read of register x by instruction j occurs before the write of register x by instruction i. If this hazard were not prevented instruction j would use the wrong value of x.
2. **Write After Read (WAR) hazard**: this hazard occurs when read of register x by instruction i occurs after a write of register x by instruction j. In this case, instruction i would use the wrong value of x
3. **Write After Write (WAW) hazard**: this hazard occurs when write of register x by instruction i occurs after a write of register x by instruction j. When this occurs, register x will have the wrong value going forward.




# An Example of Data Hazards




# Minimizing Data Hazard Stalls by Forwarding



# Forwarding of operand required by stores during MEM



# Cannot forward the result to negative time (LD -> Sub)



# An Example Why Stall is needed

ld x1,0(x2)	IF	ID	EX	MEM	WB				
sub x4,x1,x5		IF	ID	EX	MEM	WB			
and x6,x1,x7			IF	ID	EX	MEM	WB		
or x8,x1,x9				IF	ID	EX	MEM	WB	
ld x1,0(x2)	IF	ID	EX	MEM	WB				
sub x4,x1,x5		IF	ID	Stall	EX	MEM	WB		
and x6,x1,x7			IF	Stall	ID	EX	MEM	WB	
or x8,x1,x9				Stall	IF	ID	EX	MEM	WB

# Control Hazards (Branch Hazards)

Untaken branch instruction	IF	ID	EX	MEM	WB				
Instruction $i+1$		IF	ID	EX	MEM	WB			
Instruction $i+2$			IF	ID	EX	MEM	WB		
Instruction $i+3$				IF	ID	EX	MEM	WB	
Instruction $i+4$					IF	ID	EX	MEM	WB
Taken branch instruction	IF	ID	EX	MEM	WB				
Instruction $i+1$		IF	idle	idle	idle	idle			
Branch target			IF	ID	EX	MEM	WB		
Branch target+1				IF	ID	EX	MEM	WB	
Branch target+2					IF	ID	EX	MEM	WB

# Example to eliminate WAR and WAW by register renaming

---

- Original

DIV.D	F0, F2, F4
ADD.D	F6, F0, F8
S.D	F6, 0(R1)
SUB.D	F8, F10, F14
MUL.D	F6, F10, F8

**WAR** between ADD.D and SUB.D, **WAW** between ADD.D and MUL.D  
(Due to that DIV.D needs to take much longer cycles to get F0)

- Register renaming

DIV.D	F0, F2, F4
ADD.D	S, F0, F8
S.D	S, 0(R1)
SUB.D	T, F10, F14
MUL.D	F6, F10, T

# Dynamic Scheduling with a Scoreboard

---

- Out-of-order completion => WAR, WAW hazards?
- Solutions for WAR
  - **Queue both the operation and copies of its operands**
  - **Read registers only during Read Operands stage**
- For WAW, must detect hazard: stall until other completes
- Need to have multiple instructions in execution phase
  - => multiple execution units or pipelined execution units
- Scoreboard keeps track of dependencies, state or operations
- Scoreboard replaces ID, EX, WB with 4 stages



### Four Stages of Scoreboard Control

1. **Issue** —decode instructions & check for structural hazards (ID1)

- If a functional unit for the instruction is free and
- no other active instruction has the same destination register (**WAW**),

=> the scoreboard issues the instruction to the functional unit and updates its internal data structure.

If a structural or WAW hazard exists,

=> then the instruction issue stalls, and no further instructions will issue until these hazards are cleared.

### 2. Read operands —wait until no data hazards, then read operands (ID2)

A source operand is available

- if no earlier issued active instruction is going to write it (**RAW**),
- or if the register containing the operand is being written by a currently active functional unit.

When the source operands are available, the scoreboard tells the functional unit to proceed to read the operands from the registers and begin execution.

The scoreboard resolves RAW hazards dynamically in this step, and instructions may be sent into execution out of order.

### 3. Execution —operate on operands (EX)

- The functional unit begins execution upon receiving operands.
- When the result is ready, it notifies the scoreboard that it has completed execution.

### 4. Write result —finish execution (WB)

Once the scoreboard is aware that the functional unit has completed execution, the scoreboard checks for **WAR** hazards.

- If none, it writes results.
- If WAR, then it stalls the instruction.

Example:

DIVD	F0,F2,F4
ADDD	F10,F0,F8
SUBD	F8,F8,F14

Scoreboard would stall SUBD until ADDD reads operands

### Three Parts of the Scoreboard

1. **Instruction status**—Indicates which of 4 steps the instruction is in

2. **Functional unit status**—Indicates the state of the functional unit (FU).  
9 fields for each functional unit

**Busy**—Indicates whether the unit is busy or not

**Op**—Operation to perform in the unit (e.g., + or −)

**Fi**—Destination register

**Fj, Fk**—Source-register numbers

**Qj, Qk**—Functional units producing source registers Fj, Fk

**Rj, Rk**—Flags indicating when Fj, Fk are ready and not yet read.  
Set to No after operands are read

3. **Register result status**—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register

### Detailed Scoreboard Pipeline Control

Instruction status	Wait until	Bookkeeping
Issue	Not busy (FU) and not result(D) (WAW)	$\text{Busy}(\text{FU}) \leftarrow \text{yes}; \text{Op}(\text{FU}) \leftarrow \text{op};$ $\text{Fi}(\text{FU}) \leftarrow \text{'D'};$ $\text{Fj}(\text{FU}) \leftarrow \text{'S1'}; \text{Fk}(\text{FU}) \leftarrow \text{'S2'};$ $\text{Qj} \leftarrow \text{Result}(\text{'S1'}); \text{Qk} \leftarrow \text{Result}(\text{'S2'});$ $\text{Rj} \leftarrow \text{not Qj}; \text{Rk} \leftarrow \text{not Qk};$ $\text{Result}(\text{'D'}) \leftarrow \text{FU};$
Read operands	Rj and Rk (RAW)	$\text{Rj} \leftarrow \text{No}; \text{Rk} \leftarrow \text{No}$
Execution complete	Functional unit done	
Write result	$\forall f((\text{Fj}(f) \neq \text{Fi}(\text{FU})$ or $\text{Rj}(f) = \text{No}) \&$ $(\text{Fk}(f) \neq \text{Fi}(\text{FU})$ or $\text{Rk}(f) = \text{No}))$ (WAR)	$\forall f(\text{if } \text{Qj}(f) = \text{FU} \text{ then } \text{Rj}(f) \leftarrow \text{Yes});$ $\forall f(\text{if } \text{Qk}(f) = \text{FU} \text{ then } \text{Rj}(f) \leftarrow \text{Yes});$ $\text{Result}(\text{Fi}(\text{FU})) \leftarrow 0; \text{Busy}(\text{FU}) \leftarrow \text{No}$

## Scoreboard Example

This is the sample code we'll be working with in the example:

LD	F6, 34(R2)
LD	F2, 45(R3)
MULT	F0, F2, F4
SUBD	F8, F6, F2
DIVD	F10, F0, F6
ADDD	F6, F8, F2

Latencies (clock cycles):	
LD	1
MULT	10
SUBD	2
DIVD	40
ADDD	2

What are the hazards in this code?

Without pipelining:

$$3 * 6 \text{ (ID1, ID2, WB)} + (1 + 1 + 10 + 2 + 40 + 2) \text{ (EX)} = 18 + 56 = 74 \text{ cycles}$$


Ideal single-FU pipelining:

$$3 \text{ (ID1 + ID2 + WB)} + (1 + 1 + 10 + 2 + 40 + 2) \text{ (EX)} = 3 + 56 = 59 \text{ cycles}$$

# Scoreboard Example

Instruction status				Issue	Read operands	Execution complete	Write Result					
Instruction	j	k										
LD F6	34+	R2										
LD F2	45+	R3										
MULT F0	F2	F4										
SUBD F8	F6	F2										
DIVD F10	F0	F6										
ADDD F6	F8	F2										
Functional unit status				Busy	Op	dest Fi	S1 Fj	S2 Fk	FU for j Qj	FU for k Qk	Fj? Rj	Fk? Rk
Time	Name											
	Integer			No								
	Mult1			No								
	Mult2			No								
	Add			No								
	Divide			No								
Register result status												
Clock				F0	F2	F4	F6	F8	F10	F12	...	F30
	FU											

# Scoreboard Example Cycle 1





# Scoreboard Example Cycle 2

Instruction status

Instruction	j	k
LD F6 34+ R2		
LD F2 45+ R3		
MULT F0 F2 F4		
SUBD F8 F6 F2		
DIVD F10 F0 F6		
ADDD F6 F8 F2		

Issue	Read operand	Execute	Write Result
1	2		

LD #2 can't issue since integer unit is busy.  
MULT can't issue because we require in-order issue.

Functional unit status

Time Name

Busy	Op	dest Fi	S1 Fj	S2 Fk	FU for j Qj	FU for k Qk	Fj? Rj	Fk? Rk
Yes	Load	F6		R2				Yes
No								
No								
No								
No								

Register result status

Clock

2

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
Integer								

# Scoreboard Example Cycle 3

Instruction status				Read		Executing		Write				
Instruction	j	k		Issue	operand	complete	Result					
LD F6 34+ R2				1	2	3						
LD F2 45+ R3												
MULT F0 F2 F4												
SUBD F8 F6 F2												
DIVD F10 F0 F6												
ADDD F6 F8 F2												
Functional unit status												
Time	Name	Busy	Op	dest Fi	S1 Fj	S2 Fk	FU for j Qj	FU for k Qk	Fj? Rj	Fk? Rk		
	Integer	Yes	Load	F6		R2				Yes		
	Mult1	No										
	Mult2	No										
	Add	No										
	Divide	No										
Register result status												
Clock				F0	F2	F4	F6	F8	F10	F12	...	F30
3		FU		Integer								

# Scoreboard Example Cycle 4

<u>Instruction status</u>				<i>Read</i>		<i>Executing</i>		<i>Write</i>				
Instruction	<i>j</i>	<i>k</i>		<i>Issue</i>	<i>operand</i>	<i>complete</i>	<i>Result</i>					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3									
MULT	F0	F2	F4									
SUBD	F8	F6	F2									
DIVD	F10	F0	F6									
ADDD	F6	F8	F2									
<u>Functional unit status</u>					<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU for j</i>	<i>FU for k</i>	<i>Fj?</i>	<i>Fk?</i>	
	<i>Time</i>	<i>Name</i>		<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
		Integer		Yes	Load	F6		R2				Yes
		Mult1		No								
		Mult2		No								
		Add		No								
		Divide		No								
<u>Register result status</u>												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
4		<i>FU</i>		Integer								

## Scoreboard Example Cycle 5

Instruction status

Instruction	j	k
LD F6 34+ R2		
LD F2 45+ R3		
MULT F0 F2 F4		
SUBD F8 F6 F2		
DIVD F10 F0 F6		
ADDD F6 F8 F2		

Read Executic Write

Issue	operand	complet	Result
1	2	3	4
5			

Issue LD #2 since integer unit is now free.

Functional unit status

Time	Name	Busy	Op	dest Fi	S1 Fj	S2 Fk	FU for j Qj	FU for k Qk	Fj? Rj	Fk? Rk
	Integer	Yes	Load	F2		R3				Yes
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

Register result status

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
5		Integer							

Issue LD #2 since integer unit is now free.

## Scoreboard Example Cycle 6

<u>Instruction status</u>				Issue MULT.							
Instruction	<i>j</i>	<i>k</i>		Issue	Read operand	Execute complete	Write Result				
LD F6 34+ R2				1	2	3	4				
LD F2 45+ R3				5	6						
MULT F0 F2 F4				6							
SUBD F8 F6 F2											
DIVD F10 F0 F6											
ADDD F6 F8 F2											
<u>Functional unit status</u>											
Time	Name	Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>	
	Integer	Yes	Load	F2		R3				Yes	
	Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes	
	Mult2	No									
	Add	No									
	Divide	No									
<u>Register result status</u>											
Clock				F0	F2	F4	F6	F8	F10	F12 ... F30	
6	FU			Mult1	Integer						

Issue MULT.

## Scoreboard Example Cycle 7

### Instruction status

Instruction	j	k
LD F6 34+ R2		
LD F2 45+ R3		
MULT F0 F2 F4		
SUBD F8 F6 F2		
DIVD F10 F0 F6		
ADDD F6 F8 F2		

### Functional unit status

Time	Name
	Integer
	Mult1
	Mult2
	Add
	Divide

### Register result status

Clock

7

FU

	Read	Execute	Write
Issue	operand	complete	Result
1	2	3	4
5	6	7	
6			
7			

MULT can't read its operands (F2) because LD #2 hasn't finished.

Busy	Op	dest Fi	S1 Fj	S2 Fk	FU for j Qj	FU for k Qk	Fj? Rj	Fk? Rk
Yes	Load	F2		R3				Yes
Yes	Mult	F0	F2	F4	Integer		No	Yes
No								
Yes	Sub	F8	F6	F2		Integer	Yes	No
No								

F0	F2	F4	F6	F8	F10	F12	...	F30
Mult1	Integer			Add				

## Scoreboard Example Cycle 8a

### Instruction status

Instruction	j	k
LD F6 34+ R2		
LD F2 45+ R3		
MULT F0 F2 F4		
SUBD F8 F6 F2		
DIVD F10 F0 F6		
ADDD F6 F8 F2		

	Read	Executic	Write
Issue	operand	complet	Result
1	2	3	4
5	6	7	
6			
7			
8			

DIVD issues.  
MULT and SUBD both waiting  
for F2.

### Functional unit status

Time Name

Busy	Op	dest Fi	S1 Fj	S2 Fk	FU for j Qj	FU for k Qk	Fj? Rj	Fk? Rk
Yes	Load	F2		R3				Yes
Yes	Mult	F0	F2	F4	Integer		No	Yes
No								
Yes	Sub	F8	F6	F2		Integer	Yes	No
Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status

Clock

8

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
Mult1	Integer			Add	Divide			

## Scoreboard Example Cycle 8b

### Instruction status

Instruction	<i>j</i>	<i>k</i>
LD F6 34+ R2		
LD F2 45+ R3		
MULT F0 F2 F4		
SUBD F8 F6 F2		
DIVD F10 F0 F6		
ADDD F6 F8 F2		

### Functional unit status

Time Name

Integer  
Mult1  
Mult2  
Add  
Divide

	Read	Executing	Write
Issue	operand	complete	Result
1	2	3	4
5	6	7	8
6			
7			
8			

LD #2 writes F2.

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Sub	F8	F6	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status

Clock

8

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
Mult1				Add	Divide			



## Scoreboard Example Cycle 9

### Instruction status

Instruction	<i>j</i>	<i>k</i>
LD F6 34+ R2		
LD F2 45+ R3		
MULT F0 F2 F4		
SUBD F8 F6 F2		
DIVD F10 F0 F6		
ADDD F6 F8 F2		

	Read	Executing	Write
Issue	operand	complete	Result
1	2	3	4
5	6	7	8
6	9		
7	9		
8			

Now MULT and SUBD can both read F2.  
How can both instructions do this at the same time??

### Functional unit status

Time	Name
	Integer
10	Mult1
	Mult2
2	Add
	Divide

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Sub	F8	F6	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status

Clock

9

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
Mult1				Add	Divide			

# Scoreboard Example Cycle 11

## Instruction status

Instruction	<i>j</i>	<i>k</i>
LD	F6	34+ R2
LD	F2	45+ R3
MULT	F0	F2 F4
SUBD	F8	F6 F2
DIVD	F10	F0 F6
ADDD	F6	F8 F2

## Functional unit status

Time Name

Integer  
8 Mult1  
Mult2  
0 Add  
Divide

Issue	Read operand	Execute	Write Result
1	2	3	4
5	6	7	8
6	9		
7	9	11	
8			

ADDD can't start because add unit is busy.

Busy	Op	dest <i>Fi</i>	<i>S1</i> <i>Fj</i>	<i>S2</i> <i>Fk</i>	<i>FU for j</i> <i>Qj</i>	<i>FU for k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Sub	F8	F6	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

## Register result status

Clock

11

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Mult1				Add	Divide			

## Scoreboard Example Cycle 12

### Instruction status

Instruction	<i>j</i>	<i>k</i>
LD F6	34+	R2
LD F2	45+	R3
MULT F0	F2	F4
SUBD F8	F6	F2
DIVD F10	F0	F6
ADD F6	F8	F2

### Functional unit status

Time Name

Integer  
7 Mult1  
Mult2  
Add  
Divide

Issue	Read operand	Execution	Write Result
1	2	3	4
5	6	7	8
6	9		
7	9	11	12
8			

SUBD finishes.  
DIVD waiting for F0.

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
No								
Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status

Clock

12

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
Mult1								

## Scoreboard Example Cycle 13

### Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	operand	complete	Result
LD F6 34+ R2			1	2	3	4
LD F2 45+ R3			5	6	7	8
MULT F0 F2 F4			6	9		
SUBD F8 F6 F2			7	9	11	12
DIVD F10 F0 F6			8			
ADDD F6 F8 F2			13			

ADDD issues.

### Functional unit status

Time Name

Integer  
6 Mult1  
Mult2  
Add  
Divide

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status

Clock

13

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Mult1			Add		Divide			

## Scoreboard Example Cycle 14

<u>Instruction status</u>				<i>Read</i>		<i>Executic</i>		<i>Write</i>				
Instruction	<i>j</i>	<i>k</i>		<i>Issue</i>	<i>operand complet</i>	<i>Result</i>						
LD F6 34+ R2				1	2	3	4					
LD F2 45+ R3				5	6	7	8					
MULT F0 F2 F4				6	9							
SUBD F8 F6 F2				7	9	11	12					
DIVD F10 F0 F6				8								
ADDD F6 F8 F2				13	14							
<u>Functional unit status</u>												
Time	Name			<i>Busy</i>	<i>Op</i>	<i>dest</i> <i>Fi</i>	<i>S1</i> <i>Fj</i>	<i>S2</i> <i>Fk</i>	<i>FU for j</i> <i>Qj</i>	<i>FU for k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
	Integer			No								
5	Mult1			Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2			No								
2	Add			Yes	Add	F6	F8	F2			Yes	Yes
	Divide			Yes	Div	F10	F0	F6	Mult1		No	Yes
<u>Register result status</u>												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
14		FU		Mult1			Add		Divide			

## Scoreboard Example Cycle 15

Instruction status				Read    Executic   Write			
Instruction	<i>j</i>	<i>k</i>		Issue	operand	complet	Result
LD    F6    34+    R2				1	2	3	4
LD    F2    45+    R3				5	6	7	8
MULT F0    F2    F4				6	9		
SUBD F8    F6    F2				7	9	11	12
DIVD F10   F0    F6				8			
ADDD F6    F8    F2				13	14		

Functional unit status										
Time	Name	Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
	Integer	No								
4	Mult1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2	No								
1	Add	Yes	Add	F6	F8	F2			Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status												
Clock				F0	F2	F4	F6	F8	F10	F12	...	F30
15		FU		Mult1			Add		Divide			

## Scoreboard Example Cycle 16

Instruction status				Read		Executic		Write				
Instruction	<i>j</i>	<i>k</i>		Issue	operand	complet	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULT	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2	13	14	16						
Functional unit status												
Time	Name			Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
	Integer			No								
3	Mult1			Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2			No								
0	Add			Yes	Add	F6	F8	F2			Yes	Yes
	Divide			Yes	Div	F10	F0	F6	Mult1		No	Yes
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
16		FU		Mult1			Add		Divide			

# Scoreboard Example Cycle 17

## Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execute	Write Result
LD F6 34+ R2			1	2	3	4
LD F2 45+ R3			5	6	7	8
MULT F0 F2 F4			6	9		
SUBD F8 F6 F2			7	9	11	12
DIVD F10 F0 F6			8			
ADDD F6 F8 F2			13	14	16	

ADDD can't write because of  
DIVD. RAW!

## Functional unit status

Time Name

Integer  
2 Mult1  
Mult2  
Add  
Divide

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

## Register result status

Clock

17

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Mult1			Add		Divide			



# Scoreboard Example Cycle 18

Instruction status				Read	Executic	Write	
Instruction	j	k		Issue	operand complet	Result	
LD F6 34+ R2				1	2	3	4
LD F2 45+ R3				5	6	7	8
MULT F0 F2 F4				6	9		
SUBD F8 F6 F2				7	9	11	12
DIVD F10 F0 F6				8			
ADDD F6 F8 F2				13	14	16	

Nothing Happens!!

Functional unit status		Busy	Op	dest Fi	S1 Fj	S2 Fk	FU for j Qj	FU for k Qk	Fj? Rj	Fk? Rk
Time	Name									
	Integer	No								
1	Mult1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

## Register result status

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
18	Mult1			Add		Divide			

## Scoreboard Example Cycle 19

### Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	operand	complet	Result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9	19	
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2	13	14	16	

MULT completes execution.

### Functional unit status

Time Name

Integer  
0 Mult1  
Mult2  
Add  
Divide

Busy	Op	dest <i>F<sub>i</sub></i>	<i>S1</i> <i>F<sub>j</sub></i>	<i>S2</i> <i>F<sub>k</sub></i>	<i>FU for j</i> <i>Q<sub>j</sub></i>	<i>FU for k</i> <i>Q<sub>k</sub></i>	<i>F<sub>j</sub>?</i> <i>R<sub>j</sub></i>	<i>F<sub>k</sub>?</i> <i>R<sub>k</sub></i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status

Clock

19

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Mult1			Add		Divide			

# Scoreboard Example Cycle 20

Instruction status

Instruction	j	k
LD F6 34+ R2		
LD F2 45+ R3		
MULT F0 F2 F4		
SUBD F8 F6 F2		
DIVD F10 F0 F6		
ADDD F6 F8 F2		

Functional unit status

Time	Name
	Integer
	Mult1
	Mult2
	Add
	Divide

Register result status

Clock	FU
20	

Issue	Read operand	Execute	Write Result
1	2	3	4
5	6	7	8
6	9	19	20
7	9	11	12
8			
13	14	16	

Busy	Op	dest Fi	S1 Fj	S2 Fk	FU for j Qj	FU for k Qk	Fj? Rj	Fk? Rk
No								
No								
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6			Yes	Yes

F0	F2	F4	F6	F8	F10	F12	...	F30
			Add		Divide			

MULT writes.

# Scoreboard Example Cycle 21

Instruction status				Read    Executic   Write				DIVD loads operands				
Instruction	<i>j</i>	<i>k</i>		Issue	operand complet	Result						
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULT	F0	F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8	21							
ADDD	F6	F8	F2	13	14	16						
Functional unit status												
	Time	Name		Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
		Integer		No								
		Mult1		No								
		Mult2		No								
		Add		Yes	Add	F6	F8	F2			Yes	Yes
		Divide		Yes	Div	F10	F0	F6			Yes	Yes
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
21		FU					Add		Divide			

## Scoreboard Example Cycle 22

### Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complete	Write Result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9	19	20
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8	21		
ADDD F6	F8	F2	13	14	16	22

Now ADDD can write since  
WAR removed.

### Functional unit status

Time Name

Integer  
Mult1  
Mult2  
Add

40 Divide

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
No								
No								
No								
Yes	Div	F10	F0	F6			Yes	Yes

### Register result status

Clock

22

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
					Divide			

# Scoreboard Example Cycle 61

## Instruction status

Instruction	j	k
LD F6	34+	R2
LD F2	45+	R3
MULT F0	F2	F4
SUBD F8	F6	F2
DIVD F10	F0	F6
ADDD F6	F8	F2

## Functional unit status

Time	Name
	Integer
	Mult1
	Mult2
	Add
0	Divide

## Register result status

Clock	FU
61	

Issue	Read operand	Execute complete	Write Result
1	2	3	4
5	6	7	8
6	9	19	20
7	9	11	12
8	21	61	
13	14	16	22

DIVD completes execution

Busy	Op	dest Fi	S1 Fj	S2 Fk	FU for j Qj	FU for k Qk	Fj? Rj	Fk? Rk
No								
No								
No								
No								
Yes	Div	F10	F0	F6			Yes	Yes

F0	F2	F4	F6	F8	F10	F12	...	F30
					Divide			

# Scoreboard Example Cycle 62

Instruction status				Read	Executi	Write	DONE!!					
Instruction	j	k		Issue	operand	complet	Result					
LD F6 34+ R2				1	2	3	4					
LD F2 45+ R3				5	6	7	8					
MULT F0 F2 F4				6	9	19	20					
SUBD F8 F6 F2				7	9	11	12					
DIVD F10 F0 F6				8	21	61	62					
ADDD F6 F8 F2				13	14	16	22					
Functional unit status												
Time	Name	Busy	Op	dest	S1	S2	FU for j	FU for k	Fj?	Fk?		
				Fi	Fj	Fk	Qj	Qk	Rj	Rk		
	Integer	No										
	Mult1	No										
	Mult2	No										
	Add	No										
	0 Divide	No										
Register result status												
Clock				F0	F2	F4	F6	F8	F10	F12	...	F30
62		FU										

# Tomasulo Algorithm

---

- Register renaming provided
    - by **reservation stations**, which buffer the operands of instructions waiting to issue
    - by the issue logic
  - Basic idea:
    - a reservation station fetches and buffers an operand as soon as it is available, eliminating the need to get the operand from a register (**WAR**)
    - pending instructions designate the reservation station that will provide their input (**RAW**)
    - when successive writes to a register overlap in execution, only the last one is actually used to update the register (**WAW**)
- As instructions are issued, the register specifiers for pending operands are renamed to the names of the reservation station, which provides register renaming
- more reservation stations than real registers



# Properties of Tomasulo Algorithm

---

1. Control & buffers distributed with Function Units (FU)
    - Hazard detection and execution control are distributed
    - FU buffers called "reservation stations"; have pending operands
    - Registers in instructions replaced by values or pointers to reservation stations(RS)
      - » form of register renaming to avoids WAR, WAW hazards
  2. **Bypassing**: Results passed directly to FU from RS, not through registers, over Common Data Bus
    - that broadcasts results to all FUs, so allows all units waiting for an operand to be loaded simultaneously
- Load and Stores treated as FUs with RSs as well
  - Integer instructions can go past branches, allowing FP ops beyond basic block in FP queue


## Figure 3.2 Basic structure of a MIPS floating-point unit using Tomasulo's algorithm

Load buffers:

1. hold components of the effected addr
2. track outstanding loads that are waiting on the memory
3. hold the results of completed loads that are waiting for the CDB

Store buffers:

1. hold components of the effected addr
2. hold the destination memory addresses of outstanding stores that are waiting for the data value to store
3. hold the addr and value to store until the memory unit is available



# Three Stages of Tomasulo Algorithm

## 1. Issue—get instruction from the head of the instruction queue

If reservation station free (no structural hazard),  
control issues instr with the operand values (renames registers).

- No free RS => there is a structural hazard
- If the operands are not in the registers, keep track of FU
  - » This step renames registers, eliminating **WAR** and **WAW** hazards

## 2. Execute—operate on operands (EX)

When both operands ready (placed into RS), then execute;  
if not ready, monitor Common Data Bus for result

- By delaying EX until the operands are available, **RAW** hazards are avoided

## 3. Write result—finish execution (WB)

Write on Common Data Bus to the registers and the RS of all awaiting units;  
mark reservation station available

- Normal data bus: data + destination ("go to" bus)
- Common data bus: data + source ("come from" bus)
  - 64 bits of data + 4 bits of Functional Unit source address
  - Write if matches expected Functional Unit (produces result)
  - Does the broadcast

## 7 Components of Reservation Station

**Op:** Operation to perform in the unit (e.g., + or -)

**Qj, Qk:** Reservation stations producing the corresponding source operand

- Note:  $Q_j, Q_k = 0 \Rightarrow$  ready or unnecessary
- Store buffers only have  $Q_i$  for RS producing result

**Vj, Vk:** **Value** of Source operands

- Only one of V field or the Q field is valid
- Store buffers has V field, result to be stored

**A:** used to hold information for the memory address calculation for a load or a store

**Busy:** Indicates reservation station or FU is busy

**Register result status  $Q_i$** —Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

# Tomasulo Example

## Instruction stream

### Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec	Write
LD	F6	34+	R2	Comp	Result
LD	F2	45+	R3		
MULTD	F0	F2	F4		
SUBD	F8	F6	F2		
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

3 Load/Buffers

### Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

FU count  
down

3 FP Adder R.S.  
2 FP Mult R.S.

### Register result status:

Clock

0

Clock cycle  
counter

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
FU									

Example speed: 3 clocks for FP +,-; 10 for \* ; 40 clks for /

# Tomasulo Example Cycle 1

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec	Write
LD	F6	34+	R2	1	
LD	F2	45+	R3		
MULTD	F0	F2	F4		
SUBD	F8	F6	F2		
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

	Busy	Address
Load1	Yes	34+R2
Load2	No	
Load3	No	

## Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
1				Load1					

## Tomasulo Example Cycle 2

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	<i>Issue    Exec    Write</i>				<i>Busy    Address</i>	
			<i>Issue</i>	<i>Comp</i>	<i>Result</i>			
LD	F6	34+	R2	1		Load1	Yes	34+R2
LD	F2	45+	R3	2		Load2	Yes	45+R3
MULTD	F0	F2	F4			Load3	No	
SUBD	F8	F6	F2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

*Reservation Stations:*

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

*Register result status:*

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
2	<i>FU</i>		Load2			Load1				

Note: Can have multiple loads outstanding

## Tomasulo Example Cycle 3

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	Issue	Exec <i>Comp</i>	Write <i>Result</i>		Busy	Address
LD	F6	34+	R2	1	3	Load1	Yes	34+R2
LD	F2	45+	R3	2		Load2	Yes	45+R3
MULTD	F0	F2	F4	3		Load3	No	
SUBD	F8	F6	F2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

*Reservation Stations:*

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	Yes	MULTD		R(F4)	Load2	
	Mult2	No					

*Register result status:*

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
3	FU	Mult1	Load2		Load1				

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued
- Load1 completing; what is waiting for Load1?



# Tomasulo Example Cycle 4

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec	Write
LD	F6	34+	R2	1	3
LD	F2	45+	R3	2	4
MULTD	F0	F2	F4	3	
SUBD	F8	F6	F2	4	
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

	Busy	Address
Load1	No	
Load2	Yes	45+R3
Load3	No	

## Reservation Stations:

Time	Name	Busy	Op	S1 <i>Vi</i>	S2 <i>Vk</i>	RS <i>Oj</i>	RS <i>Ok</i>
Add1	Yes	SUBD	M(A1)				Load2
Add2	No						
Add3	No						
Mult1	Yes	MULTD			R(F4)	Load2	
Mult2	No						

## Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
4	FU	Mult1	Load2		M(A1)	Add1			

- Load2 completing; what is waiting for Load2?

# Tomasulo Example Cycle 5

## Instruction status:

				<i>Exec</i>		<i>Write</i>		
Instruction	<i>j</i>	<i>k</i>		<i>Issue</i>	<i>Comp</i>	<i>Result</i>	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2					

## Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
2	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	No					
	Add3	No					
10	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
5	FU								
	Mult1	M(A2)		M(A1)	Add1	Mult2			

- Timer starts down for Add1, Mult1

# Tomasulo Example Cycle 6

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3			Load3
SUBD	F8	F6	F2	4			
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6			

## Reservation Stations:

Time	Name	Busy	Op	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
1	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
9	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
6	FU								
	Mult1	M(A2)		Add2	Add1	Mult2			

- Issue ADDD here despite name dependency on F6?

# Tomasulo Example Cycle 7

*Instruction status:*

				<i>Exec</i>		<i>Write</i>		
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7			
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

*Reservation Stations:*

on Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
0	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
8	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

*Register result status:*

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
7	FU	Mult1	M(A2)		Add2	Add1	Mult2		

- Add1 (SUBD) completing; what is waiting for it?

# Tomasulo Example Cycle 8

## Instruction status:

				<i>Exec</i>		<i>Write</i>		
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

## Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
2	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
7	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

## Register result status:

		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Clock	8									
	<i>FU</i>	Mult1	M(A2)		Add2	(M-M)	Mult2			

# Tomasulo Example Cycle 9

## Instruction status:

				<i>Exec Write</i>			
Instruction	<i>j</i>	<i>k</i>		<i>Issue</i>	<i>Comp</i>	<i>Result</i>	
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3			Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6			

## Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
1	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
6	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

## Register result status:

		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Clock	9									
	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

# Tomasulo Example Cycle 10

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result	Load	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10			

*Reservation Stations:*

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
0	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
5	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

*Register result status:*

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
10	FU	Mult1	M(A2)		Add2	(M-M)	Mult2		

- Add2 (ADDD) completing; what is waiting for it?

# Tomasulo Example Cycle 11

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Write</i>		<i>Load1</i>	<i>Load2</i>	<i>Load3</i>	<i>Busy</i>	<i>Address</i>
				<i>Comp</i>	<i>Result</i>					
LD	F6	34+	R2	1	3	4			No	
LD	F2	45+	R3	2	4	5			No	
MULTD	F0	F2	F4	3					No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				

*Reservation Stations:*

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
4	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

*Register result status:*

Clock										
	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>	
11	FU									
	Mult1	M(A2)	(M-M+M)	(M-M)	Mult2					

- Write result of ADDD here?
- All quick instructions complete in this cycle!



# Tomasulo Example Cycle 12

## Instruction status:

				<i>Exec</i>		<i>Write</i>		
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

## Reservation Stations:

on Stations:

Time	Name	Busy	Op	S1 <i>Vj</i>	S2 <i>Vk</i>	RS <i>Qj</i>	RS <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
3	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
12	<i>FU</i>	Mult1	M(A2)		(M-M+M	(M-M)	Mult2		

●

*Exec Write*

Load1	No
Load2	No
Load3	No

$$S1 \quad S2 \quad RS \quad RS$$

No			
No			
No			
Yes	MULTD	M(A2)	R(F4)
Yes	DIVD	M(A1)	Mult1

$FU$	Mult1	M(A2)	(M-M+N	(M-M)	Mult2
------	-------	-------	--------	-------	-------

# Tomasulo Example Cycle 14

## Instruction status:

				<i>Exec</i>		<i>Write</i>		
Instruction	<i>j</i>	<i>k</i>		<i>Issue</i>	<i>Comp</i>	<i>Result</i>	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

## Reservation Stations:

on Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
1	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
14	FU	Mult1	M(A2)		(M-M+M	(M-M)	Mult2		

# Tomasulo Example Cycle 15

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result	Load	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15		Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

*Reservation Stations:*

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
0	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

*Register result status:*

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
15	FU	Mult1	M(A2)		(M-M+M	(M-M)	Mult2		

- Mult1 (MULTD) completing; what is waiting for it?



# Tomasulo Example Cycle 55

## Instruction status:

				<i>Exec</i>		<i>Write</i>		
Instruction	<i>j</i>	<i>k</i>		<i>Issue</i>	<i>Comp</i>	<i>Result</i>	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	11		

## Reservation Stations:

on Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
1	Mult2	Yes	DIVD	M*F4	M(A1)		

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
55	<i>FU</i>	M*F4	M(A2)		(M-M+M	(M-M)	Mult2		

# Tomasulo Example Cycle 56

## Instruction status:

				<i>Exec</i>		<i>Write</i>		
Instruction	<i>j</i>	<i>k</i>		<i>Issue</i>	<i>Comp</i>	<i>Result</i>	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5	56			
ADDD	F6	F8	F2	6	10	11		

## Reservation Stations:

on Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
0	Mult2	Yes	DIVD	M*F4	M(A1)		

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
56	<div> FU M*F4 M(A2) (M-M+M (M-M) Mult2 </div>								

- Mult2 (DIVD) is completing; what is waiting for it?

# Tomasulo Example Cycle 57

*Instruction status:*

				Issue	Exec Comp	Write Result		
Instruction	<i>j</i>	<i>k</i>					Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5	56	57		
ADDD	F6	F8	F2	6	10	11		

*Reservation Stations:*

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	Yes	DIVD	M*F4	M(A1)		

*Register result status:*

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
56	FU	M*F4	M(A2)		(M-M+M	(M-M)	Result			

- Once again: In-order issue, out-of-order execution and out-of-order completion.



---

## Tomasulo Drawbacks

- **Complexity**
  - delays of 360/91, MIPS 10000, Alpha 21264, IBM PPC 620 in CA: AQA 2/e, but not in silicon!
- **Many associative stores (CDB) at high speed**
- **Performance limited by Common Data Bus**
  - Each CDB must go to multiple functional units  
⇒ high capacitance, high wiring density
  - Number of functional units that can complete per cycle limited to one!
    - » Multiple CDBs ⇒ more FU logic for parallel assoc stores
- **Non-precise interrupts!**
  - We will address this later

## Tomasulo Loop Example

Loop: LD	F0	0	R1
MULTD	F4	F0	F2
SD	F4	0	R1
SUBI	R1	R1	#8
BNEZ	R1	Loop	

- This time assume Multiply takes 4 clocks
- Assume 1st load takes 8 clocks (L1 cache miss), 2nd load takes 1 clock (hit)
- To be clear, will show clocks for SUBI, BNEZ
  - Reality: integer instructions ahead of Fl. Pt. Instructions
- Show 2 iterations

# Loop Example

Instruction status:

					Exec Write				
ITER	Instruction		j	k	Issue	CompResult	Busy	Addr	Fu
Iter- ation Count	1	LD	F0	0	R1		Load1	No	
	1	MULTD	F4	F0	F2		Load2	No	
	1	SD	F4	0	R1		Load3	No	
	2	LD	F0	0	R1		Store1	No	
	2	MULTD	F4	F0	F2		Store2	No	
	2	SD	F4	0	R1		Store3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	No						SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
0	80									

Value of Register used for address, iteration control

# Loop Example Cycle 1

Instruction status:

					Exec Write		
ITER	Instruction		j	k	Issue CompResult	Busy	Addr Fu
1	LD	F0	0	R1	1	Load1 Yes	80
						Load2 No	
						Load3 No	
						Store1 No	
						Store2 No	
						Store3 No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	No						SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
1	80	Load1								

## Loop Example Cycle 2

Instruction status:

					Exec Write				
ITER	Instruction		j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	No	
							Load3	No	
							Store1	No	
							Store2	No	
							Store3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
2	80	Fu	Load1	Mult1						



## Loop Example Cycle 4

Instruction status:

					Exec Write				
ITER	Instruction		<i>j</i>	<i>k</i>	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	No	
1	SD	F4	0	R1	3		Load3	No	
							Store1	Yes	80
							Store2	No	Mult1
							Store3	No	

Reservation Stations:

					<i>S1</i>	<i>S2</i>	<i>RS</i>			
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	Code:		
	Add1	No						LD	F0	0
	Add2	No						MULTD	F4	F0
	Add3	No						SD	F4	0
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1
	Mult2	No						BNEZ	R1	#8

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
4	80	Fu	Load1	Mult1						

- Dispatching SUBI Instruction (not in FP queue)

## Loop Example Cycle 5

Instruction status:

					Exec Write				
ITER	Instruction		<i>j</i>	<i>k</i>	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	No	
1	SD	F4	0	R1	3		Load3	No	
							Store1	Yes	80
							Store2	No	Mult1
							Store3	No	

Reservation Stations:

Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	Code:	
	Add1	No						LD	F0 0 R1
	Add2	No						MULTD	F4 F0 F2
	Add3	No						SD	F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1 R1 #8
	Mult2	No						BNEZ	R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
5	72	Load1	Mult1							

- And, BNEZ instruction (not in FP queue)



## Loop Example Cycle 6

*Instruction status:*

*struction status:*

					<i>Exec Write</i>					
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1			Load1	Yes	80
1	MULTD	F4	F0	F2	2			Load2	Yes	72
1	SD	F4	0	R1	3			Load3	No	
2	LD	F0	0	R1	6			Store1	Yes	80
								Store2	No	
								Store3	No	
										Mult1

*Reservation Stations:*

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>
	Add1	No									LD
	Add2	No									F0
	Add3	No									0
	Mult1	Yes	Multd								R1
	Mult2	No									F2
											SD
											F4
											0
											R1
											#8
											BNEZ
											R1
											Loop

*Register result status*

<i>Clock</i>	<i>R1</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
6	72	Fu	Load2							
				Mult1						

- Notice that F0 never sees Load from location 80

## Loop Example Cycle 7

*Instruction status:*

					<i>Exec Write</i>				
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>CompResult</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	Yes	72
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1	6		Store1	Yes	80
2	MULTD	F4	F0	F2	7		Store2	No	
							Store3	No	
									Mult1

*Reservation Stations:*

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ R1 Loop

*Register result status*

<i>Clock</i>	<i>R1</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
7	72	<i>Fu</i>	Load2	Mult2						

- Register file completely detached from computation
- First and Second iteration completely overlapped

## Loop Example Cycle 8

*Instruction status:*

					<i>Exec Write</i>				
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>CompResult</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	Yes	72
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1	6		Store1	Yes	80
2	MULTD	F4	F0	F2	7		Store2	Yes	72
2	SD	F4	0	R1	8		Store3	No	
									Mult1
									Mult2

*Reservation Stations:*

					<i>S1</i>	<i>S2</i>	<i>RS</i>			
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>		
	Add1	No						LD	F0	0 R1
	Add2	No						MULTD	F4	F0 F2
	Add3	No						SD	F4	0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1 #8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop

*Register result status*

<i>Clock</i>	<i>R1</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
8	72	<i>Fu</i>	Load2	Mult2						

# Loop Example Cycle 9

Instruction status:

						Exec Write		
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	Load1	Yes 80
1	MULTD	F4	F0	F2	2		Load2	Yes 72
1	SD	F4	0	R1	3		Load3	No
2	LD	F0	0	R1	6		Store1	Yes 80 Mult1
2	MULTD	F4	F0	F2	7		Store2	Yes 72 Mult2
2	SD	F4	0	R1	8		Store3	No

Reservation Stations:

Reservation Stations:				S1	S2	RS						
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1	
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8	←
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop		

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
9	72	Fu	Load2	Mult2						

- Load1 completing: who is waiting?
- Note: Dispatching SUBI

# Loop Example Cycle 10

Instruction status:

					Exec Write				
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	Load1	No	
1	MULTD	F4	F0	F2	2		Load2	Yes	72
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1	6	10	Store1	Yes	80
2	MULTD	F4	F0	F2	7		Store2	Yes	72
2	SD	F4	0	R1	8		Store3	No	Mult1
									Mult2

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	S1	S2	RS	Qj	Qk	Code:
	Add1	No									LD
	Add2	No									F0
	Add3	No									0
4	Mult1	Yes	Multd	M[80]	R(F2)						R1
	Mult2	Yes	Multd	R(F2)	Load2						#8
											BNEZ
											R1
											Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
10	64	Fu	Load2	Mult2						

- Load2 completing: who is waiting?
- Note: Dispatching BNEZ

# Loop Example Cycle 11

Instruction status:

						Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu		
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	S1	S2	RS	Qj	Qk	Code:
	Add1	No									LD
	Add2	No									F0
	Add3	No									0
3	Mult1	Yes	Multd	M[80]	R(F2)						R1
4	Mult2	Yes	Multd	M[72]	R(F2)						F2
											SD
											F4
											0
											R1
											#8
											BNEZ
											R1
											Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
11	64	Fu	Load3			Mult2				

- Next load in sequence

# Loop Example Cycle 12

Instruction status:

					Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2			Load2	No	
1	SD	F4	0	R1	3			Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80
2	MULTD	F4	F0	F2	7			Store2	Yes	72
2	SD	F4	0	R1	8			Store3	No	
									Mult1	
									Mult2	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:	
	Add1	No						LD	F0 0 R1
	Add2	No						MULTD	F4 F0 F2
	Add3	No						SD	F4 0 R1
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1 R1 #8
3	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
12	64	Fu	Load3	Mult2						

- Why not issue third multiply?

# Loop Example Cycle 13

Instruction status:

					Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2			Load2	No	
1	SD	F4	0	R1	3			Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80
2	MULTD	F4	F0	F2	7			Store2	Yes	72
2	SD	F4	0	R1	8			Store3	No	
									Mult1	
									Mult2	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:	
	Add1	No						LD	F0 0 R1
	Add2	No						MULTD	F4 F0 F2
	Add3	No						SD	F4 0 R1
1	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1 R1 #8
2	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
13	64	Fu	Load3	Mult2						

- Why not issue third store?



# Loop Example Cycle 14

Instruction status:

<i>Instruction status:</i>						<i>Exec Write</i>					
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>	
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14		Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	
2	MULTD	F4	F0	F2	7			Store2	Yes	72	
2	SD	F4	0	R1	8			Store3	No		

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
0	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
1	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop	

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
14	64	Fu	Load3	Mult2						

- Mult1 completing. Who is waiting?

## Loop Example Cycle 15

*Instruction status:*

						Exec Write					
ITER	Instruction		<i>j</i>	<i>k</i>	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15		Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		

*Reservation Stations:*

					<i>S1</i>	<i>S2</i>	<i>RS</i>				
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	No						SUBI	R1	R1	#8
0	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop	

*Register result status*

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
15	64	Fu	Load3	Mult2						

- Mult2 completing. Who is waiting?

# Loop Example Cycle 16

Instruction status:

						Exec Write				
ITER	Instruction		j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3			Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72
2	SD	F4	0	R1	8			Store3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	S2	RS	Qj	Qk	Code:
	Add1	No								LD
	Add2	No								F0
	Add3	No								0
4	Mult1	Yes	Multd		R(F2)	Load3				R1
	Mult2	No								MULTD
										F4
										F0
										0
										R1
										#8
										Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
16	64	Fu	Load3	Mult1						

# Loop Example Cycle 17

Instruction status:

					Exec Write					
ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3			Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72
2	SD	F4	0	R1	8			Store3	Yes	64
										[80]*R2
										[72]*R2
										Mult1

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	S1	S2	RS	Qj	Qk	Code:
	Add1	No									LD
	Add2	No									F0
	Add3	No									0
	Mult1	Yes	Multd		R(F2)	Load3					R1
	Mult2	No									#8
											BNEZ
											R1
											Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
17	64	Fu	Load3	Mult1						

# Loop Example Cycle 18

Instruction status:

						Exec Write				
ITER	Instruction		j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3	18		Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72 [72]*R2
2	SD	F4	0	R1	8			Store3	Yes	64 Mult1

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	S1	S2	RS	Qj	Qk	Code:
	Add1	No									LD
	Add2	No									F0
	Add3	No									0
	Mult1	Yes	Multd		R(F2)	Load3					R1
	Mult2	No									#8
											BNEZ
											R1
											Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
18	64	Fu	Load3		Mult1					

# Loop Example Cycle 19

Instruction status:

						Exec Write				
ITER	Instruction		j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3	18	19	Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	No	
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72 [72]*R2
2	SD	F4	0	R1	8	19		Store3	Yes	64 Mult1

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	S1	S2	RS	Qj	Qk	Code:
	Add1	No									LD
	Add2	No									F0
	Add3	No									0
	Mult1	Yes	Multd		R(F2)		Load3				R1
	Mult2	No									#8
											BNEZ
											R1
											Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
19	56	Fu	Load3		Mult1					

## Loop Example Cycle 20

*Instruction status:*

					<i>Exec Write</i>					
<i>ITER</i>	<i>Instruction</i>	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>	
1	LD	F0	0	R1	1	9	10	Load1	Yes	56
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3	18	19	Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	No	
2	MULTD	F4	F0	F2	7	15	16	Store2	No	
2	SD	F4	0	R1	8	19	20	Store3	Yes	64
										Mult1

*Reservation Stations:*

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>	
	Add1	No						LD	F0 0 R1
	Add2	No						MULTD	F4 F0 F2
	Add3	No						SD	F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1 R1 #8
	Mult2	No						BNEZ	R1 Loop

*Register result status*

<i>Clock</i>	<i>R1</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
20	56	<i>Fu</i>	Load1	Mult1						

- Once again: In-order issue, out-of-order execution and out-of-order completion.

# Why can Tomasulo overlap iterations of loops?

---

- **Register renaming**
  - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- **Reservation stations**
  - Permit instruction issue to advance past integer control flow operations
  - Also buffer old values of registers - totally avoiding the WAR stall that we saw in the scoreboard.
- **Other perspective: Tomasulo building data flow dependency graph on the fly.**



## Tomasulo's scheme offers 2 major advantages

---

- (1) the distribution of the hazard detection logic
  - distributed reservation stations and the CDB
  - If multiple instructions waiting on single result, & each instruction has other operand, then instructions can be released simultaneously by broadcast on CDB
  - If a centralized register file were used, the units would have to read their results from the registers when register buses are available.
- (2) the elimination of stalls for WAW and WAR hazards of scoreboard

# What you have learned

---

- Pipelining
- Hazards problems
- Dynamic Scheduling using a ScoreBoard
- Tomasulo Algorithm