

Memory Setting

Instruction_Memory

Component Name		Instruction_Memory	
Basic	Port A Options	Other Options	Summary
Interface Type		Native	
		☐ Generate address interface with 32 bits	
Memory Type		Single Port ROM	
		☐ Common Clock	
ECC Options			
ECC Type		No ECC	
☐ Error Injection Pins		Single Bit Error Injection	
Write Enable			
☐ Byte Write Enable			
Byte Size (bits)		9	
Algorithm Options			
Defines the algorithm used to concatenate the block RAM primitives. Refer datasheet for more information.			
Algorithm		Minimum Area	
Primitive		8kx2	

Component Name		Instruction_Memory	
Basic	Port A Options	Other Options	Summary
Memory Size			
Port A Width		32	
		Range: 1 to 4608 (bits)	
Port A Depth		1024	
		Range: 2 to 1048576	
The Width and Depth values are used for Read Operation in Port A			
Operating Mode		Write First	
Enable Port Type		Always Enabled	
Port A Optional Output Registers			
☐ Primitives Output Register		☐ Core Output Register	
☐ SoftECC Input Register		☐ REGCEA Pin	
Port A Output Reset Options			
☐ RSTA Pin (set/reset pin)		Output Reset Value (Hex)	
		0	
☐ Reset Memory Latch		Reset Priority	
		CE (Latch or Register Enable)	
READ Address Change A			
☐ Read Address Change A			

Data_mem

Component Name Data_mem

Basic

Port A Options

Port B Options

Other Options

Summary

Interface Type

Native

Generate address interface with 32 bits

Memory Type

True Dual Port RAM

Common Clock

ECC Options

ECC Type

No ECC

Error Injection Pins

Single Bit Error Injection

Write Enable

Byte Write Enable

Byte Size (bits)

9

Algorithm Options

Defines the algorithm used to concatenate the block RAM primitives.
Refer datasheet for more information.

Algorithm

Minimum Area

Primitive

8kx2

Component Name Data_mem

Basic

Port A Options

Port B Options

Other Options

Summary

Memory Size

Write Width

32

Range: 1 to 4608 (bits)

Read Width

32

Write Depth

1024

Range: 2 to 1048576

Read Depth

1024

Operating Mode

Read First

Enable Port Type

Use ENA Pin

Port A Optional Output Registers

Primitives Output Register

Core Output Register

SoftECC Input Register

REGCEA Pin

Port A Output Reset Options

RSTA Pin (set/reset pin)

Output Reset Value (Hex)

0

Reset Memory Latch

Reset Priority

CE (Latch or Register Enable)

READ Address Change A

Read Address Change A

Component Name Data_mem				
Basic	Port A Options	Port B Options	Other Options	Summary
Memory Size				
Write Width 32				
Read Width 32				
Write Depth : 1024				
Read Depth : 1024				
Operating Mode Read First				
Enable Port Type Use ENB Pin				
Port B Optional Output Registers				
☐ Primitives Output Register ☐ Core Output Register				
☐ SoftECC Output Register ☐ REGCEB Pin				
Port B Output Reset Options				
☐ RSTB Pin (set/reset pin) Output Reset Value (Hex) 0				
☐ Reset Memory Latch Reset Priority CE (Latch or Register Enable)				
READ Address Change B				
☐ Read Address Change B				

init_rom

Component Name init_rom				
Basic	Port A Options	Other Options	Summary	
Interface Type Native ☐ Generate address interface with 32 bits				
Memory Type Single Port ROM ☐ Common Clock				
ECC Options				
ECC Type No ECC				
☐ Error Injection Pins Single Bit Error Injection				
Write Enable				
☐ Byte Write Enable				
Byte Size (bits) 9				
Algorithm Options				
Defines the algorithm used to concatenate the block RAM primitives. Refer datasheet for more information.				
Algorithm Minimum Area				
Primitive 8lx2				

Component Name		init_rom	
Basic	Port A Options	Other Options	Summary
Memory Size			
Port A Width	32	Range: 1 to 4608 (bits)	
Port A Depth	10240	Range: 2 to 1048576	
The Width and Depth values are used for Read Operation in Port A			
Operating Mode	Write First	Enable Port Type	Use ENA Pin
Port A Optional Output Registers			
☐ Primitives Output Register ☐ Core Output Register			
☐ SoftECC Input Register ☐ REGCEA Pin			
Port A Output Reset Options			
☐ RSTA Pin (set/reset pin)		Output Reset Value (Hex)	0
☐ Reset Memory Latch		Reset Priority	CE (Latch or Register Enable)
READ Address Change A			
☐ Read Address Change A			

golden_rom

Component Name		golden_rom	
Basic	Port A Options	Other Options	Summary
Interface Type			
Native		☐ Generate address interface with 32 bits	
Memory Type		☐ Common Clock	
ECC Options			
ECC Type		No ECC	
☐ Error Injection Pins		Single Bit Error Injection	
Write Enable			
☐ Byte Write Enable			
Byte Size (bits)		9	
Algorithm Options			
Defines the algorithm used to concatenate the block RAM primitives. Refer datasheet for more information.			
Algorithm		Minimum Area	
Primitive		8kx2	

Component Name		golden_rom	
Basic	Port A Options	Other Options	Summary
Memory Size			
Port A Width	32	✕	Range: 1 to 4608 (bits)
Port A Depth	2156	✕	Range: 2 to 1048576
The Width and Depth values are used for Read Operation in Port A			
Operating Mode	Write First	Enable Port Type	Use ENA Pin
Port A Optional Output Registers			
☐ Primitives Output Register ☐ Core Output Register			
☐ SoftECC Input Register ☐ REGCEA Pin			
Port A Output Reset Options			
☐ RSTA Pin (set/reset pin)	Output Reset Value (Hex) 0		
☐ Reset Memory Latch	Reset Priority	CE (Latch or Register Enable)	
READ Address Change A			
☐ Read Address Change A			