

RISCV_CNN Final Project Report

Student ID / Name: `studID_name`

May 6, 2026

1 Degree of Completion


This implementation completes the required standalone RISCV_CNN final project design in a single Verilog source file. The top-level module is:


`RISCV_CNN(clk, rstn, tc, mode, st, seven_seg, anode)`

The completed functions are:

- RV32 in-order pipelined CPU subset: `lw`, `sw`, `add`, `sub`, `addi`, `beq`, and signed `blt`.
- Byte-addressed PC and CPU data accesses, with instruction index `pc[31:2]` and data word index `addr[11:2]`.
- CPU host program that polls the start/config word, clears the start bit, computes Bias0/Bias1, stores them to shared memory, and launches the CNN coprocessor.
- Two-stage 3x3 CNN coprocessor using signed Q1.6 feature values and weights.
- Shared 1024-word data memory with CPU/tester access on Port A and CNN access on Port B.
- Completion protocol: after the CNN finishes, `DataMemory[13] = (512 « 1) | 1 = 1025`.
- Local tester/display wrapper for standalone board and simulation verification.

2 Architecture





The compute core is separated from the local tester/display logic so that the TA-provided test circuit can be integrated later by replacing the wrapper-side behavior while keeping the CPU, shared memory, and CNN coprocessor unchanged.

3 Memory Map

All PDF memory addresses are treated as word addresses internally. CPU load/store instructions remain standard RV32 byte-addressed accesses.

Word Address	Use
0–2	Packed Weight0 3x3 kernel bytes
3–5	Packed Weight1 3x3 kernel bytes
6–7	Student command/status area; word 6 launches CNN
12–13	Configuration/start word and final status word
14–15	Bias0 and Bias1 generated by the CPU host program
16–271	Packed input feature map
272–511	First convolution intermediate feature map
512–959	Final output feature map
960–1023	Reserved; design avoids writes to this region

Feature maps are packed row-major with four signed 8-bit Q1.6 values in each 32-bit word. The lane order is big-endian: [31:24], [23:16], [15:8], then [7:0].

4 CPU Design

The CPU is an in-order pipelined RV32 subset processor with a small instruction ROM. It uses IF/ID, ID/EX, EX/MEM, and MEM/WB pipeline registers, conservative RAW hazard stalls, and branch flushing when `beq` or signed `blt` resolves in the EX stage. Register `x0` is hardwired to zero. The PC is byte-addressed and advances by 4 for normal instructions. Branch immediates are sign-extended, and `blt` uses signed comparison.

The ROM program performs the required host-control sequence:

1. Poll `DataMemory[12]` until nonzero.
2. Clear the start bit by subtracting 1 and storing the updated word back to `DataMemory[12]`.
3. Execute the Figure 7 style bias-generation sequence using corrected RV32 byte addresses. The input base word 16 is accessed by byte address 64.
4. Store Bias0 to word 14 and Bias1 to word 15.
5. Write command word 6 to launch the CNN coprocessor.

5 CNN Coprocessor Design

The CNN coprocessor reads the feature-map size from `DataMemory[12][6:1]`. It loads both 3x3 kernels from packed weight words and performs two convolution stages:

- Stage 1 reads the input feature map at word 16 and writes the $(N - 2) \times (N - 2)$ intermediate map at word 272.
- Stage 2 reads the intermediate map and writes the $(N - 4) \times (N - 4)$ output map at word 512.

The coprocessor uses a row-MAC datapath with three signed 8x8 multipliers per kernel row. If a 3-value window crosses a packed 32-bit word boundary, the datapath fetches the next word and selects the needed lane bytes. After each 3x3 convolution output, the selected bias is added, the Q2.12 accumulator is rounded to Q1.6 with round-to-nearest ties-to-even, and the result is saturated to the signed 8-bit range $[-128, 127]$.

6 Verification

Behavioral simulation was run with the local self-checking testbench `tb_riscv_cnn.v`. The testbench checks CPU instruction behavior, CNN outputs against a reference model, fixed-point edge cases, and memory safety assertions.

Testcase	N	Cycles	Result
TC0	10	2080	PASS
TC1	11	2727	PASS
TC3	16	6892	PASS
TC7	31	31887	PASS
TC8	32	34012	PASS

The final RTL simulation transcript ended with:

ALL TESTCASES PASSED

Evidence files generated by the verification flow:

- RTL simulation transcript: `xsim.log`
- RTL waveform database: `tb_riscv_cnn_sim.wdb`
- Vivado build log: `vivado_build.log`
- Timing report: `reports/timing_impl.rpt`
- Utilization report: `reports/utilization_impl.rpt`
- Route status report: `reports/route_status.rpt`

7 Synthesis and Implementation Result

Vivado implementation completed successfully for device `xc7a35tcsg324-1` with a 10 ns system clock constraint.

Metric	Result	Utilization
Slice LUTs	1513 / 20800	7.27%
Slice Registers	1613 / 41600	3.88%
Block RAM Tile	1 / 50	2.00%
DSPs	1 / 90	1.11%

Setup timing	0 failing endpoints, WNS 0.094 ns	PASS
Hold timing	0 failing endpoints, worst slack 0.082 ns	PASS
Pulse width timing	0 failing endpoints, worst slack 4.500 ns	PASS
Routing	0 routing errors	PASS
Bitstream	FP_studID.bit generated	PASS

The final bitstream DRC reported 0 errors and 3 warnings. The warnings are DSP pipelining recommendations and do not prevent bitstream generation or timing closure.

8 Bonus Design

For the pipeline CPU bonus, the top-level system instantiates `rv32_pipelined_cpu`. The previous multi-cycle CPU source is kept in the same file for reference, but it is not instantiated by `RISCV_CNN`. The pipeline uses conservative hazard handling, so dependent instructions are stalled until the producing instruction has safely written back. This keeps the CPU control simple and robust while satisfying the pipelined CPU design requirement.

9 Constraints Note

The project PDF lists reset as pin S6, but Vivado reports S6 as an illegal package pin for `xc7a35tcsg324-1`. The included constraint file therefore maps `rstn` to P15, matching previous EGO1 lab constraint usage. The remaining top-level pins follow the PDF pin-facing interface.

10 Conclusion

The design completes all required CPU instructions, CPU bias generation, memory-mapped CNN launch, two-stage CNN computation, fixed-point rounding/saturation, and final output-address/status protocol. Behavioral simulation passed all local reference tests, implementation timing passed at the 10 ns clock constraint, and the bitstream was generated successfully.