

Logic Design 2DI4

Lab #1

Lab TAs: Kamel(baratik), Andrew(gurgea1),
Omar(elsay06), Neha(bhattacn)

Jamin Xu – L09 – Group 80 – xu826 - 400557470
Kyle Rebello – L09 – Group 80 – 400590059- rebellok


As a future member of the engineering profession, the student is responsible for performing the required work in an honest manner, without plagiarism and cheating. Submitting this work with my name and student number is a statement and understanding that this work is my own and adheres to the Academic Integrity Policy of McMaster University and the Code of Conduct of the Professional Engineers of Ontario. Submitted by [**Jamin Xu, xu826, 400557470**]

As a future member of the engineering profession, the student is responsible for performing the required work in an honest manner, without plagiarism and cheating. Submitting this work with my name and student number is a statement and understanding that this work is my own and adheres to the Academic Integrity Policy of McMaster University and the Code of Conduct of the Professional Engineers of Ontario. Submitted by [**Kyle Rebello, rebellok, 400590059**]

2. Experiment

Section 4.1


1. Display the function generator's 100kHz triangular wave on channel 1 of the oscilloscope.
2. Display the output of the NAND gate on channel 2 of the oscilloscope.




3. Using the automatic measuring functions of the digital oscilloscope, state at what input voltage level the output of the NAND changes? Specifically, does the automatic measuring function match the HIGH-SPEED CMOS levels for LO and HI

Input Voltage - 1.80V

The output of the NAND changes at 1.8V. We found this by using the cursors to measure the voltage the instant the square waveform changes from low to high. The measuring function does not match the HIGH-SPEED CMOS levels for LO and HI, as there was a delay between the time that the input would change from low to high versus when the output would change from low to high.




Circuit 1: Not Function



a) Figure 2

X	F_x
1	0
0	1

∴ Not function




b) Figure 3

$A = (xy)'$ = First Nand

$F_2 = (A \cdot D)' = ((xy)')' = xy$ = Second Nand \therefore And Function

X	Y	F_2
0	0	0
0	1	0
1	0	0
1	1	1

Circuit 3: Or Function



c) Figure 4

$$(x \cdot 1)' = x' \quad \text{Top Nand}$$

$$(y \cdot 1)' = y' \quad \text{bottom Nand}$$

\therefore OR function

$$F_3 = (x'y)' = x+y \quad \leftarrow \text{Final Nand}$$


x	y	F_3
0	0	0

0	1	1
---	---	---

1	0	1
---	---	---

1	1	1
---	---	---

Circuit 4: Or of 3 Ands Function




d) Figure 5

$$N_{and1}, N_{and2}, N_{and3} = (uv)', (wx)', (yz)'$$

$$F_f = (N_1 \cdot N_2 \cdot N_3)' = (uv) + (wx) + (yz) \quad \therefore \text{OR of 3 Ands function}$$

uv	wx	yz	F_f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Circuit 5: XOR Function



e) Figure 6

$$N_{and1} = (xy)' = x' + y'$$


\therefore XOR function

$$\begin{aligned}
 F_5 &= \underbrace{(x \cdot N_1)' \cdot (y \cdot N_2)'}_{N_4} = (xN_2) + (yN_1) \\
 &= N_2(xy) \\
 &= (x' + y')(xy) \\
 &= xy' + x'y \\
 &= x \oplus y
 \end{aligned}$$

X	y	F_6
0	0	0
0	1	1
1	0	1
1	1	0

Milestone 2: TA checked Circuit 5.

Section 4.3



4.3

5.

$$\text{Nand1, Nand2} = (x \cdot y) ', (x' \cdot y) '$$

$$\text{Nand3} = ((x \cdot y) ') \cdot (x' \cdot y) '$$

$$F_7 = (x \cdot y) + (x \cdot y) ' = x \oplus y \text{ XOR function}$$

x	y	F_6
0	0	0
0	1	1
1	0	1
1	1	0

Milestone 3: TA checked Circuit 6.

Section 4.4

4.4

$$F_6 = x y' + x' y$$

If we use y to control output:

$$y=0 \rightarrow x \cdot 1 + x' \cdot 0 = x \quad \text{unchanged}$$

$$y=1 \rightarrow x \cdot 0 + x' \cdot 1 = x' \quad \text{Flipped}$$


When y is 0, circuit is passed through

When y is 1, circuit flips x input

When y is 0, circuit is passed through

When y is 1, circuit flips x input

Section 4.5




4.5

7.

$A_{of} 2$	$F_{priority}$
0	0
1	1
2	0
3	1
4	0

Section 4.6



4.6


8,

abc	xyz	ax	by	Cz	Output
000	000	1	1	1	1
001	001	1	1	1	1
101	101	1	1	1	1
101	100	1	1	0	0
011	111	0	1	0	0

Section 4.7

a) Measure and clearly state the time for 1/2 of one cycle of this circuit using the automatic measurement functions of the oscilloscope.

The time for 1/2 of the period = $30.45 / 4\text{ns}$ (Shows the time per inverter) = 7.6125ns



(b) How does this measured time compare to parameters t_{PLH} and t_{PHL} from the sn74HC00 data sheet? State t_{PLH} and t_{PHL} .

Our measured time per inverter was 7.6125ns, which is pretty close to the reported typical value of 9ns. The T_{pd} represents the higher of the two values of t_{PLH} and t_{PHL} . This means that our measured time is pretty accurate.

Milestone 4: TA checked measurements.

Section 5.0

Referring back to the Gate Delay Measurement using the pulse Fdelay (see Section 4.7), sketch and explain the output you would expect to see if the NAND in the original circuit were replaced with a NOR gate (you are not required to actually modify the circuit).

