

Logic Design 2DI4

Lab #3


Lab TAs: Kamel(baratik), Zubair(emonm),
Maruven(Fetteha), Neha(bhattacn)

Jamin Xu – L09 – Group 80 – xu826 - 400557470
Kyle Rebello – L09 – Group 80 – 400590059- rebellok


As a future member of the engineering profession, the student is responsible for performing the required work in an honest manner, without plagiarism and cheating. Submitting this work with my name and student number is a statement and understanding that this work is my own and adheres to the Academic Integrity Policy of McMaster University and the Code of Conduct of the Professional Engineers of Ontario. Submitted by **[Jamin Xu, xu826, 400557470]**

As a future member of the engineering profession, the student is responsible for performing the required work in an honest manner, without plagiarism and cheating. Submitting this work with my name and student number is a statement and understanding that this work is my own and adheres to the Academic Integrity Policy of McMaster University and the Code of Conduct of the Professional Engineers of Ontario. Submitted by **[Kyle Rebello, rebellok, 400590059]**

4.1




```
// Team: [Jamin Xu] ([400557470]), [Kyle Rebeilo] ([400590059])
module prelab1 (x1, x2, f);
    input x1, x2;
    output f;
    assign f = (x1 & ~x2) | (~x1 & x2);
endmodule
```



4.2

```
1 // Milestone 2: 3-to-8 Line Decoder (Dataflow Model)
2 // Team: [Jamin Xu] ([400557470]), [Kyle Rebello] ([400590059])
3
4 module milestone2 (
5     input x, y, z,      // 3 inputs
6     output D0, D1, D2, D3, D4, D5, D6, D7 // 8 outputs
7 );
8
9 // Create internal wires for the inverted signals (from the NOT gates)
10 wire x_n, y_n, z_n;
11
12 assign x_n = ~x;
13 assign y_n = ~y;
14 assign z_n = ~z;
15
16 assign D0 = x_n & y_n & z_n;    // D0 = x'y'z'
17 assign D1 = x_n & y_n & z;      // D1 = x'y'z
18 assign D2 = x_n & y & z_n;     // D2 = x'yz'
19 assign D3 = x_n & y & z;       // D3 = x'yz
20 assign D4 = x & y_n & z_n;     // D4 = xy'z'
21 assign D5 = x & y_n & z;       // D5 = xy'z
22 assign D6 = x & y & z_n;      // D6 = xyz'
23 assign D7 = x & y & z;        // D7 = xyz
24
25 endmodule
```



4.3

```
2 // Team: [Jamin Xu] ([400557470]), [Kyle Rebello] ([400590059])
3
4 module milestone3 (
5     input  in1, in0,      // 2-bit binary input
6     // 7-segment outputs (active-high)
7     output a, b, c, d, e, f, g
8 );
9
10
11 // Minimized equations from Pre-Lab Q3 K-Maps
12 assign a = ~((~in0) | (in1));           // a = in0' + in1
13 assign b = ~(1'b1);                   // b = 1
14 assign c = ~((~in1) | (in0));           // c = in1' + in0
15 assign d = ~((~in0) | (in1));           // d = in0 + in1'
16 assign e = ~(~in0);                  // e = in0'
17 assign f = ~((~in1) & (~in0));          // f = in1' & in0'
18 assign g = ~(in1);                   // g = in1
19
20 endmodule
```

