


Low-Power SRAM Using Hierarchical Bit Line and Local Sense Amplifiers

Lixin Shen, Xinyi Zhang, Bin Xu

Why do we need HBLSA-SRAM?

- Reducing capacitance of bitlines
- Reducing write swing voltage of bit lines
- Reducing the power consumption
- No noise margin degradation
- No extra logic in each local row decoder



Cited from (B.-D. Y. a. L.-S. Kim, "A low-power SRAM using hierarchical bit line and local sense amplifiers)

How does HBLSA-SRAM work?

Static Random Access Memory (SRAM):

- Read the signal from voltage change of sub_bitlines (subBL, subBL_bar)

Local Sense Amplifier (LSA):

- Precharged Bitline, differential small change of voltage from bitlines
- Amplifier the low swing signal to the full swing signal

$$\tau_p = \frac{C \cdot \Delta V}{I_{av}}$$


Diagram annotations for the equation $\tau_p = \frac{C \cdot \Delta V}{I_{av}}$:

- An arrow points from the word "large" to the variable τ_p .
- An arrow points from the expression $C \cdot \Delta V$ to the text "make as small as possible".
- An arrow points from the variable I_{av} to the text "small".


HBLSA-SRAM Structure

ARCHITECTURE:


- BL (Bitlines): Sense amplified signal from LSA
- GWL (Global Write lines): Control “Access” to the bit for LSA
- LWL (Local Write lines): Control “Access” to the bit for SRAM
- Sub BL (sub bitlines): Used for “Write” and “Read”
- LSAE (Local sense amplifier enable) : Enable the LSA



Schematic



Cited from (B.-D. Y. a. L.-S. Kim, "A low-power SRAM using hierarchical bit line and local sense amplifiers")






Read simulation

- In read operation, all bit-lines are pre-charged to V_{dd} and then word-line (WL) is selected to turn on the access transistor.
- After the selected sub-bit line is disconnected from the bit line, the local sense amplifier amplifies the low swing signal to the full swing signal.
- The swing voltage of sub bit line in memory cell is generated by LWL

Read simulation







Write simulation

- Same as SRAM cell reading operation, the two bit-lines are pre-charged to VDD in a write operation. The address decoder enables the word line (WL) to turn on the access transistor.
- To write data in memory cells, the full swing signal is used only in the low capacitive sub-bit line whereas the low swing signal is used in the high capacitive bit line.

Write simulation





Simulation Challenge

- Guess the author's intended voltage input
- Trying to match simulation waveform in paper
- Using different technology node and PDK

Comparison with CV_SRAM

Outputs

	Name/Signal/Expr	Value	Plot	Save	Save Options
3	BL		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
4	BL_bar		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
5	sub_BL		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
6	sub_BL_bar		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
7	Q		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
8	Q_bar		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
9	V20/PLUS		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	yes
10	-2.433u		<input checked="" type="checkbox"/>	<input type="checkbox"/>	

Outputs


	Name/Signal/Expr	Value	Plot	Save	Save Options
1	q		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv
2	q_bar		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv
3	LWL		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
4	V0/PLUS		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	yes
5	-4.337u		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	

Power Consumption for 6T SRAM = 4.337 uW

Power Consumption for HBLSA-SRAM = 2.433 uW

Reduction of Power Consumption = $(4.337 - 2.433) / 4.337 = 43.9\%$

HBLSA_SRAM with extra memory



Power Consumption

- Huge reduction in VBL change
- Added SBL only has small V change

$$P_{BL} = f \times C_{BL} \times V_{BL} \times V_{DD}$$

$$P_{SBL} = f \times C_{SBL} \times V_{DD}^2$$

$$\begin{aligned} P_{HBL} &= P_{BL} + P_{SBL} \\ &= f \times (C_{BL} \times V_{BL} + C_{SBL} \times V_{DD}) \times V_{DD} \end{aligned}$$

Cited from (B.-D. Y. a. L.-S. Kim, "A low-power SRAM using hierarchical bit line and local sense amplifiers)



Question?