实验 5: 无冒险流水线 CPU

张子康 PB22020660

2024年4月29日

1 实验目的与内容

1.1 实验目的

将上一次实验设计的 CPU 流水化,形成一个不考虑冒险的流水线 CPU。

1.2 实验内容

1.2.1 任务 1: 写优先的寄存器堆

根据实验文档中的介绍将寄存器堆改为写优先的模式,并仿真测试正确性。

1.2.2 任务 2: 无冒险流水线

正确设计并例化四个段间寄存器,连线以实现无冒险流水线 CPU。最终,你需要在 FPGAOL 上上板运行,并通过我们给出的测试程序。




图 1: 无冒险五级流水线数据通路

2.1 任务 1: 写优先的寄存器堆

写优先寄存器堆的实现如下:

```
module REG_FILE (input [0 : 0] clk,
                     input [4 : 0] rf_ra0,
2
                     input [4 : 0] rf_ra1,
3
                     input [4 : 0] rf_wa,
4
                     input [0 : 0] rf_we,
5
                     input [31 : 0] rf_wd,
6
                    output [31 : 0] rf_rd0,
7
                     output [31 : 0] rf_rd1,
                     input [4:0] debug_reg_ra,
9
                     output [31:0] debug_reg_rd);
10
11
  reg [31 : 0] reg_file [0 : 31];
12
13
  // 用于初始化寄存器
14
  integer i;
15
  initial begin
16
       for (i = 0; i < 32; i = i + 1)
17
           reg_file[i] = 0;
18
  end
19
20
  // 写优先
21
  assign rf_rd0 = (rf_ra0==rf_wa && rf_ra0!=5'b00000 && rf_we
      )?rf_wd : reg_file[rf_ra0];
  assign rf_rd1 = (rf_ra1==rf_wa && rf_ra1!=5'b00000 && rf_we
23
      )?rf_wd : reg_file[rf_ra1];
24
  assign debug_reg_rd = /*(debug_reg_ra==rf_wa &&
      debug_reg_ra!=5'b00000 && rf_we)?rf_wd : */reg_file[
      debug_reg_ra];
26
27 always @(posedge clk) begin
```

若没有使用写优先寄存器堆,给定程序结果如下:x4=32'H0000000c,x5=32'H00000017。

2.2 任务 2: 无冒险流水线

段间寄存器实现如下(以 IF_ID 为例, 其他段间寄存器实现相同, 仅 模块命名有区别):

```
// 含_in后缀的为输入信号,含_out后缀的为输出信号
  // 信号一旦产生就向后传输
  module ID_EX(
      input clk,
      input rst,
5
      input flush,
6
      input stall,
7
      input en,
      // PC
9
      input [31:0] pc_add4_in,
10
      input [31:0] pc_in,
11
12
      output [31:0] pc_add4_out,
13
      output [31:0] pc_out,
14
      // INST
16
      input [31:0] inst_in,
17
18
      output [31:0] inst_out,
20
```

```
// DECODER
21
       input [4:0] alu_op_in,
22
       input [3:0] dmem_access_in,
23
       input [31:0] imm_in,
24
       input [4:0] rf_ra0_in,
25
       input [4:0] rf_ra1_in,
26
       input [4:0] rf_wa_in,
27
       input [0:0] rf_we_in,
28
       input [1:0] rf_wd_sel_in,
29
       input [0:0] alu_src0_sel_in,
       input [0:0] alu_src1_sel_in,
31
       input [3:0] br_type_in,
32
       input [0:0] dmem_we_in,
33
34
       output [4:0] alu_op_out,
35
       output [3:0] dmem_access_out,
36
       output [31:0] imm_out,
37
       output [4:0] rf_ra0_out,
38
       output [4:0] rf_ra1_out,
39
       output [4:0] rf_wa_out,
40
       output [0:0] rf_we_out,
       output [1:0] rf_wd_sel_out,
42
       output [0:0] alu_src0_sel_out,
43
       output [0:0] alu_src1_sel_out,
44
       output [3:0] br_type_out,
45
       output [0:0] dmem_we_out,
46
47
       // REG_FILE
48
       input [31:0] rf_rd0_in,
49
       input [31:0] rf_rd1_in,
50
51
       output [31:0] rf_rd0_out,
52
       output [31:0] rf_rd1_out,
53
```

```
54
       // MUX1
55
       input [31:0] alu_src0_in,
56
       input [31:0] alu_src1_in,
57
58
       output [31:0] alu_src0_out,
59
       output [31:0] alu_src1_out,
60
61
       // NPC
62
       input [31:0] npc_in,
64
       output [31:0] npc_out,
65
       // BRANCH
66
       input [1 : 0] npc_sel_in,
67
68
       output [1 : 0] npc_sel_out,
69
       // ALU
70
       input [31:0] alu_res_in,
71
72
       output [31:0] alu_res_out,
73
       // SLU
75
       input [31:0] dmem_rd_out_in,
76
       input [31:0] dmem_wdata_mem_in,
77
78
       output [31:0] dmem_rd_out_out,
79
       output [31:0] dmem_wdata_mem_out,
80
81
       // DM
82
       input [31:0] dmem_rdata_mem_in,
83
84
       output [31:0] dmem_rdata_mem_out,
85
86
```

```
// COMMIT
87
        input [0:0] commit_in,
88
89
        output [0:0] commit_out
90
   );
91
        reg [31:0] pc_add4;
92
        reg [31:0] pc;
93
        reg [31:0] inst;
94
95
        reg [4:0] alu_op;
        reg [3:0] dmem_access;
97
        reg [31:0] imm;
98
        reg [4:0] rf_ra0;
99
        reg [4:0] rf_ra1;
100
        reg [4:0] rf_wa;
101
        reg [0:0] rf_we;
102
        reg [1:0] rf_wd_sel;
103
        reg [0:0] alu_src0_sel;
104
        reg [0:0] alu_src1_sel;
105
        reg [3:0] br_type;
106
        reg [0:0] dmem_we;
107
        reg [31:0] rf_rd0;
108
        reg [31:0] rf_rd1;
109
        reg [0:0] commit;
110
111
        reg [31:0] alu_src0;
112
        reg [31:0] alu_src1;
113
        reg [31:0] npc;
114
        reg [1:0] npc_sel;
115
        reg [31:0] alu_res;
116
117
        reg [31:0] dmem_rd_out;
118
        reg [31:0] dmem_wdata_mem;
119
```

```
reg [31:0] dmem_rdata_mem;
120
121
        initial begin
122
             commit=0;
123
             pc_add4=0;
124
             pc=32'h00400000;
125
             inst=0;
126
127
             alu_op=5'b11111;
128
             dmem_access=0;
             imm=0;
130
             rf_ra0=0;
131
             rf_ra1=0;
132
             rf_wa=0;
133
             rf_we=0;
134
             rf_wd_sel=0;
135
             alu_src0_sel=0;
136
             alu_src1_sel=0;
137
             br_type=4'b1111;
138
             dmem_we=0;
139
             rf_rd0=0;
             rf_rd1=0;
141
142
             alu_src0=0;
143
             alu_src1=0;
144
             npc=0;
145
             npc_sel=0;
146
             alu_res=0;
147
148
             dmem_rd_out=0;
149
             dmem_wdata_mem=0;
150
             dmem_rdata_mem=0;
151
        end
152
```

```
153
        assign commit_out=commit;
154
        assign pc_add4_out=pc_add4;
155
        assign pc_out=pc;
156
        assign inst_out=inst;
157
158
        assign alu_op_out=alu_op;
159
        assign dmem_access_out=dmem_access;
160
        assign imm_out=imm;
161
        assign rf_ra0_out=rf_ra0;
        assign rf ra1 out=rf ra1;
163
        assign rf_wa_out=rf_wa;
164
        assign rf_we_out=rf_we;
165
        assign rf_wd_sel_out=rf_wd_sel;
166
        assign alu_src0_sel_out=alu_src0_sel;
167
        assign alu_src1_sel_out=alu_src1_sel;
168
        assign br_type_out=br_type;
169
        assign dmem_we_out=dmem_we;
170
        assign rf rd0 out=rf rd0;
171
        assign rf_rd1_out=rf_rd1;
172
173
        assign alu_src0_out=alu_src0;
174
        assign alu_src1_out=alu_src1;
175
        assign npc_out=npc;
176
        assign npc_sel_out=npc_sel;
177
        assign alu_res_out=alu_res;
178
        assign dmem_rd_out_out=dmem_rd_out;
179
        assign dmem_wdata_mem_out=dmem_wdata_mem;
180
        assign dmem_rdata_mem_out=dmem_rdata_mem;
181
182
        always @(posedge clk) begin
183
            // 复位信号
184
            if(rst)begin
185
```

```
commit <=0;</pre>
186
                    pc_add4 <= 0;</pre>
187
                    pc<=32'h00400000;
188
                    inst<=0;</pre>
189
190
                    alu_op<=5'b11111;
191
                    dmem_access<=0;</pre>
192
                    imm <= 0;
193
                    rf_ra0<=0;
194
                    rf_ra1<=0;
                    rf_wa<=0;
196
                    rf_we<=0;
197
                    rf_wd_sel<=0;
198
                    alu_src0_sel <=0;
199
                    alu_src1_sel <=0;
200
                    br_type <= 4 ' b1111;
201
                    dmem_we <= 0;
202
                    rf_rd0=0;
203
                    rf_rd1=0;
204
205
                    alu_src0<=0;
206
                    alu_src1<=0;
207
                    npc <= 0;
208
                    npc_sel <=0;</pre>
209
                    alu_res<=0;
210
211
                    dmem_rd_out <=0;</pre>
212
                    dmem_wdata_mem <=0;</pre>
213
                    dmem_rdata_mem <=0;</pre>
214
               end
215
               else if(en)begin
216
                    // flush信号
                    if(flush)begin
218
```

```
commit <=0;</pre>
219
                          pc_add4 <= 0;</pre>
220
                          pc<=32'h00400000;
221
                          inst <=0;</pre>
222
223
                          alu_op<=5'b11111;
224
                          dmem_access<=0;</pre>
225
                          imm <= 0;
226
                          rf_ra0<=0;
227
                          rf_ra1<=0;
                          rf_wa<=0;
229
                          rf_we<=0;
230
                          rf_wd_sel<=0;
231
                          alu_src0_sel <=0;
232
                          alu_src1_sel <=0;
233
                          br_type <= 4 ' b1111;
234
                          dmem_we <= 0;
235
                          rf_rd0=0;
236
                          rf_rd1=0;
237
238
                          alu_src0<=0;</pre>
                          alu_src1<=0;
240
                          npc <= 0;
241
                          npc_sel <=0;</pre>
242
                          alu_res<=0;
243
244
                          dmem_rd_out <=0;</pre>
245
                          dmem_wdata_mem <=0;</pre>
246
                          dmem_rdata_mem <=0;</pre>
247
                    end
248
                    // stall信号
249
                    else if(stall)begin
250
                          commit <= commit;</pre>
251
```

```
252
                        pc_add4<=pc_add4;</pre>
253
                        pc<=pc;</pre>
                        inst <= inst;</pre>
255
256
                        alu_op<=alu_op;</pre>
257
                        dmem_access <= dmem_access;</pre>
258
                        imm <= imm;</pre>
259
                        rf_ra0<=rf_ra0;
260
                        rf_ra1<=rf_ra1;
                        rf_wa<=rf_wa;
262
                        rf_we<=rf_we;
263
                        rf_wd_sel<=rf_wd_sel;
264
                        alu_src0_sel <= alu_src0_sel;</pre>
265
                        alu_src1_sel <= alu_src1_sel;
266
                        br_type <= br_type;</pre>
267
                        dmem_we <= dmem_we;
268
                        rf_rd0<=rf_rd0;
269
                        rf_rd1<=rf_rd1;
270
271
                        alu_src0<=alu_src0;</pre>
                        alu_src1<=alu_src1;
273
                        npc <= npc;</pre>
274
                        npc_sel <= npc_sel;</pre>
275
                        alu_res<=alu_res;
276
277
                        dmem_rd_out <=dmem_rd_out;</pre>
278
                        dmem_wdata_mem <= dmem_wdata_mem;</pre>
279
                        dmem_rdata_mem <= dmem_rdata_mem;</pre>
280
                   end
281
                   // 在写使能且不进行复位, flush, stall情况下,
282
                   // 更新寄存器的值
283
                   else begin
284
```

```
commit <= commit_in;</pre>
285
^{286}
                         pc_add4<=pc_add4_in;</pre>
                         pc<=pc_in;</pre>
288
                         inst<=inst_in;</pre>
289
290
                         alu_op<=alu_op_in;</pre>
291
                         dmem_access<=dmem_access_in;</pre>
292
                         imm <= imm_in;</pre>
293
                         rf_ra0<=rf_ra0_in;
                         rf_ra1<=rf_ra1_in;
295
                         rf_wa<=rf_wa_in;
296
                         rf_we<=rf_we_in;
297
                         rf_wd_sel<=rf_wd_sel_in;
298
                         alu_src0_sel <= alu_src0_sel_in;
299
                         alu_src1_sel <= alu_src1_sel_in;
300
                         br_type<=br_type_in;</pre>
301
                         dmem_we<=dmem_we_in;</pre>
302
                         rf_rd0=rf_rd0_in;
303
                         rf_rd1=rf_rd1_in;
304
305
                         alu_src0<=alu_src0_in;</pre>
306
                         alu_src1<=alu_src1_in;</pre>
307
                         npc<=npc_in;</pre>
308
                         npc_sel<=npc_sel_in;</pre>
309
                         alu_res<=alu_res_in;
310
311
                         dmem_rd_out <= dmem_rd_out_in;</pre>
312
                         dmem_wdata_mem <= dmem_wdata_mem_in;</pre>
313
                         dmem_rdata_mem <= dmem_rdata_mem_in;</pre>
314
                    end
315
              end
316
              else begin
317
```

```
commit <= commit;</pre>
318
319
                     pc_add4<=pc_add4;</pre>
                     pc<=pc;</pre>
321
                     inst<=inst;</pre>
322
323
                     alu_op <= alu_op;</pre>
324
                     dmem_access<=dmem_access;</pre>
325
                     imm <= imm;</pre>
326
                     rf_ra0<=rf_ra0;
                     rf_ra1 <= rf_ra1;
328
                     rf_wa<=rf_wa;
329
                     rf_we <= rf_we;
330
                     rf_wd_sel<=rf_wd_sel;
331
                     alu_src0_sel <= alu_src0_sel;
332
                     alu_src1_sel <= alu_src1_sel;
333
                     br_type <= br_type;</pre>
334
                     dmem_we<=dmem_we;</pre>
335
                     rf_rd0=rf_rd0;
336
                     rf_rd1=rf_rd1;
337
338
                     alu_src0<=alu_src0;</pre>
339
                     alu_src1<=alu_src1;</pre>
340
                     npc<=npc;</pre>
341
                     npc_sel <= npc_sel;</pre>
342
                     alu_res<=alu_res;
343
344
                     dmem_rd_out <= dmem_rd_out;</pre>
345
                     dmem_wdata_mem <= dmem_wdata_mem;</pre>
346
                     dmem_rdata_mem <= dmem_rdata_mem;</pre>
347
               end
348
          end
349
    endmodule
350
```

对于无用的输入,在例化时将其端口置 0。

CPU 模块如下:

```
`include "./include/config.v"
2
  module CPU (input [0 : 0] clk,
3
                input [0 : 0] rst,
               input [0 : 0] global_en,
5
               output [31 : 0] imem_raddr,
6
               input [31 : 0] imem_rdata,
               input [31 : 0] dmem_rdata,
                                                 // Unused
8
               output [0 : 0] dmem_we,
                                                 // Unused
9
                                                 // Unused
               output [31 : 0] dmem_addr,
10
                                                  // Unused
               output [31 : 0] dmem_wdata,
11
               output [0 : 0] commit,
12
               output [31 : 0] commit_pc,
13
               output [31 : 0] commit_inst,
14
               output [0 : 0] commit_halt,
15
               output [0 : 0] commit_reg_we,
16
               output [4 : 0] commit_reg_wa,
17
               output [31 : 0] commit_reg_wd,
               output [0 : 0] commit_dmem_we,
19
               output [31 : 0] commit_dmem_wa,
20
               output [31 : 0] commit_dmem_wd,
21
               input [4 : 0] debug_reg_ra,
22
               output [31 : 0] debug_reg_rd);
23
24
25
       // 定义所需的网线
26
       wire [0:0] commit_if;
27
       wire [31:0] pc_if;
28
       wire [31:0] pcadd4_if;
29
       wire [31:0] inst_if;
30
31
```

```
wire [0:0] commit id;
32
       wire [31:0] pc_id;
33
       wire [31:0] pcadd4_id;
       wire [31:0] inst_id;
35
       wire [4:0] alu_op_id;
36
       wire [3:0] dmem_access_id;
37
       wire [31:0] imm_id;
38
       wire [4:0] rf_ra0_id;
39
       wire [4:0] rf_ra1_id;
40
       wire [5:0] rf_wa_id;
41
       wire [0:0] rf_we_id;
42
       wire [1:0] rf_wd_sel_id;
43
       wire [0:0] alu_src0_sel_id;
44
       wire [0:0] alu_src1_sel_id;
45
       wire [3:0] br_type_id;
46
       wire [0:0] dmem_we_id;
47
       wire [31:0] rf_rd0_id;
       wire [31:0] rf_rd1_id;
49
50
       wire [0:0] commit_ex;
51
       wire [31:0] pc_ex;
       wire [31:0] pcadd4_ex;
53
       wire [31:0] inst_ex;
54
       wire [4:0] alu_op_ex;
       wire [3:0] dmem_access_ex;
56
       wire [31:0] imm_ex;
57
       wire [4:0] rf_ra0_ex;
58
       wire [4:0] rf_ra1_ex;
       wire [5:0] rf_wa_ex;
60
       wire [0:0] rf_we_ex;
61
       wire [1:0] rf_wd_sel_ex;
62
       wire [0:0] alu_src0_sel_ex;
63
       wire [0:0] alu_src1_sel_ex;
64
```

```
wire [3:0] br_type_ex;
65
       wire [0:0] dmem_we_ex;
66
       wire [31:0] rf_rd0_ex;
67
       wire [31:0] rf_rd1_ex;
68
       wire [31:0] npc_ex;
69
       wire [31:0] pc_j_ex;
70
       wire [31:0] alu_src0_ex;
71
       wire [31:0] alu_src1_ex;
72
       wire [31:0] alu_res_ex;
73
       wire [1:0] npc_sel_ex;
75
       wire [0:0] commit_mem;
76
       wire [31:0] pc_mem;
77
       wire [31:0] pcadd4_mem;
78
       wire [31:0] inst_mem;
79
       wire [4:0] alu_op_mem;
80
       wire [3:0] dmem_access_mem;
       wire [31:0] imm_mem;
82
       wire [4:0] rf_ra0_mem;
83
       wire [4:0] rf_ra1_mem;
84
       wire [5:0] rf_wa_mem;
       wire [0:0] rf_we_mem;
86
       wire [1:0] rf_wd_sel_mem;
87
       wire [0:0] alu_src0_sel_mem;
       wire [0:0] alu_src1_sel_mem;
89
       wire [3:0] br_type_mem;
90
       wire [0:0] dmem_we_mem;
91
       wire [31:0] rf_rd0_mem;
       wire [31:0] rf_rd1_mem;
93
       wire [31:0] npc_mem;
94
       wire [31:0] pc_j_mem;
95
       wire [31:0] alu_src0_mem;
96
       wire [31:0] alu_src1_mem;
97
```

```
wire [31:0] alu res mem;
98
        wire [31:0] dmem_rd_out_mem;
99
        wire [31:0] dmem_wdata_mem;
100
        wire [31:0] dmem_rdata_mem;
101
        wire [1:0] npc_sel_mem;
102
103
        wire [0:0] commit_wb;
104
        wire [31:0] pc_wb;
105
        wire [31:0] pcadd4_wb;
106
        wire [31:0] inst_wb;
107
        wire [4:0] alu_op_wb;
108
        wire [3:0] dmem_access_wb;
109
        wire [31:0] imm_wb;
110
        wire [4:0] rf_ra0_wb;
111
        wire [4:0] rf_ra1_wb;
112
        wire [5:0] rf_wa_wb;
113
        wire [0:0] rf_we_wb;
114
        wire [1:0] rf_wd_sel_wb;
115
        wire [0:0] alu_src0_sel_wb;
116
        wire [0:0] alu_src1_sel_wb;
117
        wire [3:0] br_type_wb;
        wire [0:0] dmem_we_wb;
119
        wire [31:0] rf_rd0_wb;
120
        wire [31:0] rf_rd1_wb;
121
        wire [31:0] npc_wb;
122
        wire [31:0] pc_j_wb;
123
        wire [31:0] alu_src0_wb;
124
        wire [31:0] alu_src1_wb;
125
        wire [31:0] alu res wb;
126
        wire [31:0] dmem_rd_out_wb;
127
        wire [31:0] dmem_wdata_wb;
128
        wire [31:0] dmem_rdata_wb;
        wire [31:0] rf_wd_wb;
130
```

```
wire [1:0] npc_sel_wb;
131
132
       wire flush,stall,en;
       wire flush_if_id,flush_id_ex,flush_ex_mem,flush_mem_wb;
134
135
       assign commit_if = 1;
136
       assign stall = 0;
137
       assign en = global_en;
138
       // assign global_en = !(inst_if == 32'H00100073);
139
       assign imem_raddr = (pc_if-32'h00400000)/'d4;
       assign inst_if
                         = imem rdata;
141
       assign pc_j_ex
                              = alu_res_ex&~1;
142
       assign dmem_wd_in = rf_rd1_mem;
143
       assign dmem_we
                         = dmem_we_mem;
144
       assign dmem_addr = (alu_res_mem-32'h10010000)/'d4;
145
       assign dmem_wdata = dmem_wdata_mem;
146
       assign dmem_rdata_mem = dmem_rdata;
147
148
       // 控制各个段间寄存器的flush信号
149
       assign flush_if_id=inst_if==32'h00000013 && inst_id
150
           ==32 'h00000013;
       assign flush_id_ex=inst_if==32'h00000013 && inst_id
151
           ==32 'h00000013;
       assign flush_ex_mem=0;
152
       assign flush_mem_wb=0;
153
154
       // 例化各个模块
155
       PC_PLUS4 pc_plus(
156
            .pc(pc_if),
157
            .pc_plus4(pcadd4_if)
158
       );
159
160
       PC pc(
161
```

```
(clk),
            .clk
162
                     (rst),
            .rst
163
                                    // 当 global_en 为高电平
                     (global_en),
            .en
164
                时, PC 才会更新, CPU 才会执行指令。
                     (npc_ex),
            .npc
165
                     (pc_if)
            .pc
166
        );
167
168
        IF_ID if_id(
169
            .clk(clk),
            .rst(rst),
171
            .flush(flush_if_id),
172
            .stall(stall),
173
            .en(en),
174
            //PC
175
            .pc_add4_in(pcadd4_if),
176
            .pc_in(pc_if),
            .pc_add4_out(pcadd4_id),
178
            .pc_out(pc_id),
179
            //INST
180
            .inst_in(inst_if),
181
            .inst_out(inst_id),
182
            //DECODER
183
            .alu_op_in(0),
            .dmem_access_in(0),
185
            .imm_in(0),
186
            .rf_ra0_in(0),
187
            .rf_ra1_in(0),
188
            .rf_wa_in(0),
189
            .rf_we_in(0),
190
            .rf_wd_sel_in(0),
191
            .alu_src0_sel_in(0),
192
            .alu_src1_sel_in(0),
193
```

```
.br_type_in(0),
194
             .dmem_we_in(0),
195
             .alu_op_out(),
196
             .dmem_access_out(),
197
             .imm_out(),
198
             .rf_ra0_out(),
199
             .rf_ra1_out(),
200
             .rf_wa_out(),
201
             .rf_we_out(),
202
             .rf_wd_sel_out(),
             .alu_src0_sel_out(),
204
             .alu_src1_sel_out(),
205
             .br_type_out(),
206
             .dmem_we_out(),
207
             //REG_FILE
208
             .rf_rd0_in(0),
209
             .rf_rd1_in(0),
210
             .rf_rd0_out(),
211
             .rf_rd1_out(),
212
             //MUX1
213
             .alu_src0_in(0),
             .alu_src1_in(0),
215
             .alu_src0_out(),
216
             .alu_src1_out(),
217
             //NPC
218
             .npc_in(0),
219
             .npc_out(),
220
             //BRANCH
221
             .npc_sel_in(0),
222
             .npc_sel_out(),
223
             //ALU
224
             .alu_res_in(0),
             .alu_res_out(),
226
```

```
//SLU
227
             .dmem_rd_out_in(0),
228
             .dmem_wdata_mem_in(0),
             .dmem_rd_out_out(),
230
             .dmem_wdata_mem_out(),
231
            //DM
232
             .dmem_rdata_mem_in(0),
233
             .dmem_rdata_mem_out(),
234
             .commit_in(commit_if),
235
             .commit_out(commit_id)
        );
237
238
        DECODER decoder(
239
             .inst(inst_id),
240
             .alu_op(alu_op_id),
241
             .imm(imm_id),
242
             .rf_ra0(rf_ra0_id),
243
             .rf_ra1(rf_ra1_id),
244
             .rf_wa(rf_wa_id),
245
             .rf_we(rf_we_id),
^{246}
             .alu_src0_sel(alu_src0_sel_id),
             .alu_src1_sel(alu_src1_sel_id),
248
             .dmem_access(dmem_access_id),
249
             .rf_wd_sel(rf_wd_sel_id),
250
             .br_type(br_type_id),
251
             .dmem_we(dmem_we_id)
252
        );
253
254
        REG FILE reg file(
255
             .clk(clk),
256
             .rf_ra0(rf_ra0_id),
257
             .rf_ra1(rf_ra1_id),
258
             .rf_wa(rf_wa_wb),
259
```

```
.rf_we(rf_we_wb),
260
             .rf_wd(rf_wd_wb),
261
             .rf_rd0(rf_rd0_id),
             .rf_rd1(rf_rd1_id),
263
             .debug_reg_rd(debug_reg_rd),
264
             .debug_reg_ra(debug_reg_ra)
265
        );
266
267
        ID_EX id_ex(
268
             .clk(clk),
             .rst(rst),
270
             .flush(flush_id_ex),
271
             .stall(stall),
272
             .en(en),
273
            //PC
274
             .pc_add4_in(pcadd4_id),
275
             .pc_in(pc_id),
276
             .pc_add4_out(pcadd4_ex),
277
             .pc_out(pc_ex),
278
            //INST
279
             .inst_in(inst_id),
280
             .inst_out(inst_ex),
281
            //DECODER
282
             .alu_op_in(alu_op_id),
283
             .dmem_access_in(dmem_access_id),
284
             .imm_in(imm_id),
285
             .rf_ra0_in(rf_ra0_id),
286
             .rf_ra1_in(rf_ra1_id),
287
             .rf_wa_in(rf_wa_id),
288
             .rf_we_in(rf_we_id),
289
             .rf_wd_sel_in(rf_wd_sel_id),
290
             .alu_src0_sel_in(alu_src0_sel_id),
291
             .alu_src1_sel_in(alu_src1_sel_id),
292
```

```
.br_type_in(br_type_id),
293
             .dmem_we_in(dmem_we_id),
294
             .alu_op_out(alu_op_ex),
             .dmem_access_out(dmem_access_ex),
296
             .imm_out(imm_ex),
297
             .rf_ra0_out(rf_ra0_ex),
298
             .rf_ra1_out(rf_ra1_ex),
299
             .rf_wa_out(rf_wa_ex),
300
             .rf_we_out(rf_we_ex),
301
             .rf_wd_sel_out(rf_wd_sel_ex),
             .alu_src0_sel_out(alu_src0_sel_ex),
303
             .alu_src1_sel_out(alu_src1_sel_ex),
304
             .br_type_out(br_type_ex),
305
             .dmem_we_out(dmem_we_ex),
306
            //REG_FILE
307
             .rf_rd0_in(rf_rd0_id),
308
             .rf_rd1_in(rf_rd1_id),
309
             .rf_rd0_out(rf_rd0_ex),
310
             .rf_rd1_out(rf_rd1_ex),
311
            //MUX1
312
             .alu_src0_in(0),
             .alu_src1_in(0),
314
             .alu_src0_out(),
315
             .alu_src1_out(),
316
            //NPC
317
             .npc_in(0),
318
             .npc_out(),
319
            //BRANCH
320
             .npc_sel_in(0),
321
             .npc_sel_out(),
322
            //ALU
323
             .alu_res_in(0),
             .alu_res_out(),
325
```

```
//SLU
326
             .dmem_rd_out_in(0),
327
             .dmem_wdata_mem_in(0),
             .dmem_rd_out_out(),
329
             .dmem_wdata_mem_out(),
330
             //DM
331
             .dmem_rdata_mem_in(0),
332
             .dmem_rdata_mem_out(),
333
             .commit_in(commit_id),
334
             .commit_out(commit_ex)
        );
336
337
        MUX1 mux1(
338
             .src0(rf_rd0_ex),
339
             .src1(pc_ex),
340
             .sel(alu_src0_sel_ex),
341
             .res(alu_src0_ex)
342
        );
343
344
        MUX1 mux2(
345
             .src0(rf_rd1_ex),
346
             .src1(imm_ex),
347
             .sel(alu_src1_sel_ex),
348
             .res(alu_src1_ex)
349
        );
350
351
        ALU alu(
352
             .alu_src0(alu_src0_ex),
353
             .alu_src1(alu_src1_ex),
354
             .alu_op(alu_op_ex),
355
             .alu_res(alu_res_ex)
356
        );
357
358
```

```
BRANCH branch (
359
             .br_type(br_type_ex),
360
             .br_src0(rf_rd0_ex),
361
             .br_src1(rf_rd1_ex),
362
             .npc_sel(npc_sel_ex)
363
        );
364
        NPC npc(
365
             .pc_offset(alu_res_ex),
366
             .pc_add4(pcadd4_if),
367
             .pc_j(pc_j_ex),
             .npc_sel(npc_sel_ex),
369
             .npc(npc_ex)
370
        );
371
372
        EX_MEM ex_mem(
373
             .clk(clk),
374
             .rst(rst),
             .flush(flush_ex_mem),
376
             .stall(stall),
377
             .en(en),
378
             //PC
             .pc_add4_in(pcadd4_ex),
380
             .pc_in(pc_ex),
381
             .pc_add4_out(pcadd4_mem),
382
             .pc_out(pc_mem),
383
             //INST
384
             .inst_in(inst_ex),
385
             .inst_out(inst_mem),
             //DECODER
387
             .alu_op_in(alu_op_ex),
388
             .dmem_access_in(dmem_access_ex),
389
             .imm_in(imm_ex),
390
             .rf_ra0_in(rf_ra0_ex),
391
```

```
.rf ra1 in(rf ra1 ex),
392
            .rf_wa_in(rf_wa_ex),
393
            .rf_we_in(rf_we_ex),
            .rf_wd_sel_in(rf_wd_sel_ex),
395
            .alu_src0_sel_in(alu_src0_sel_ex),
396
            .alu_src1_sel_in(alu_src1_sel_ex),
397
            .br_type_in(br_type_ex),
398
            .dmem_we_in(dmem_we_ex),
399
            .alu_op_out(alu_op_mem),
400
            .dmem_access_out(dmem_access_mem),
            .imm out(imm mem),
402
            .rf_ra0_out(rf_ra0_mem),
403
            .rf_ra1_out(rf_ra1_mem),
404
            .rf_wa_out(rf_wa_mem),
405
            .rf_we_out(rf_we_mem),
406
            .rf_wd_sel_out(rf_wd_sel_mem),
407
            .alu_src0_sel_out(alu_src0_sel_mem),
408
            .alu_src1_sel_out(alu_src1_sel_mem),
409
            .br_type_out(br_type_mem),
410
            .dmem_we_out(dmem_we_mem),
411
            //REG FILE
            .rf_rd0_in(rf_rd0_ex),
413
            .rf_rd1_in(rf_rd1_ex),
414
            .rf_rd0_out(rf_rd0_mem),
415
            .rf_rd1_out(rf_rd1_mem),
416
            //MUX1
417
            .alu_src0_in(alu_src0_ex),
418
            .alu_src1_in(alu_src1_ex),
419
            .alu_src0_out(alu_src0_mem),
420
            .alu_src1_out(alu_src1_mem),
421
            //NPC
422
            .npc_in(npc_ex),
423
            .npc_out(npc_mem),
424
```

```
//BRANCH
425
             .npc_sel_in(npc_sel_ex),
426
             .npc_sel_out(npc_sel_mem),
427
             //ALU
428
             .alu_res_in(alu_res_ex),
429
             .alu_res_out(alu_res_mem),
430
             //SLU
431
             .dmem_rd_out_in(0),
432
             .dmem_wdata_mem_in(0),
433
             .dmem_rd_out_out(),
             .dmem_wdata_mem_out(),
435
436
             .dmem_rdata_mem_in(0),
437
             .dmem_rdata_mem_out(),
438
             .commit_in(commit_ex),
439
             .commit_out(commit_mem)
440
        );
441
442
        SLU slu(
443
             .addr(alu_res_mem),
444
             .dmem_access(dmem_access_mem),
445
             .rd_in(dmem_rdata_mem),
446
             .wd_in(rf_rd1_mem),
447
             .rd_out(dmem_rd_out_mem),
448
             .wd_out(dmem_wdata_mem)
449
        );
450
451
        MEM_WB mem_wb(
452
             .clk(clk),
453
             .rst(rst),
454
             .flush(flush_mem_wb),
455
             .stall(stall),
456
             .en(en),
457
```

```
//PC
458
            .pc_add4_in(pcadd4_mem),
459
            .pc_in(pc_mem),
            .pc_add4_out(pcadd4_wb),
461
            .pc_out(pc_wb),
462
            //INST
463
            .inst_in(inst_mem),
464
            .inst_out(inst_wb),
465
            //DECODER
466
            .alu_op_in(alu_op_mem),
            .dmem_access_in(dmem_access_mem),
468
            .imm_in(imm_mem),
469
            .rf_ra0_in(rf_ra0_mem),
470
            .rf_ra1_in(rf_ra1_mem),
471
            .rf_wa_in(rf_wa_mem),
472
            .rf_we_in(rf_we_mem),
473
            .rf_wd_sel_in(rf_wd_sel_mem),
474
            .alu_src0_sel_in(alu_src0_sel_mem),
475
            .alu_src1_sel_in(alu_src1_sel_mem),
476
            .br_type_in(br_type_mem),
477
            .dmem_we_in(dmem_we_mem),
478
            .alu_op_out(alu_op_wb),
479
            .dmem_access_out(dmem_access_wb),
480
            .imm_out(imm_wb),
481
            .rf_ra0_out(rf_ra0_wb),
482
            .rf_ra1_out(rf_ra1_wb),
483
            .rf_wa_out(rf_wa_wb),
484
            .rf_we_out(rf_we_wb),
485
            .rf_wd_sel_out(rf_wd_sel_wb),
486
            .alu_src0_sel_out(alu_src0_sel_wb),
487
            .alu_src1_sel_out(alu_src1_sel_wb),
488
            .br_type_out(br_type_wb),
489
            .dmem_we_out(dmem_we_wb),
490
```

```
//REG FILE
491
            .rf_rd0_in(rf_rd0_mem),
492
            .rf_rd1_in(rf_rd1_mem),
            .rf_rd0_out(rf_rd0_wb),
494
            .rf_rd1_out(rf_rd1_wb),
495
            //MUX1
496
            .alu_src0_in(alu_src0_mem),
497
            .alu_src1_in(alu_src1_mem),
498
            .alu_src0_out(alu_src0_wb),
499
            .alu_src1_out(alu_src1_wb),
            //NPC
501
            .npc_in(npc_mem),
502
            .npc_out(npc_wb),
503
            //BRANCH
504
            .npc_sel_in(npc_sel_mem),
505
            .npc_sel_out(npc_sel_wb),
506
            //ALU
507
            .alu_res_in(alu_res_mem),
508
            .alu_res_out(alu_res_wb),
509
            //SLU
510
            .dmem_rd_out_in(dmem_rd_out_mem),
511
            .dmem_wdata_mem_in(dmem_wdata_mem),
512
            .dmem_rd_out_out(dmem_rd_out_wb),
513
            .dmem_wdata_mem_out(dmem_wdata_wb),
514
            //DM
515
            .dmem_rdata_mem_in(dmem_rdata_mem),
516
            .dmem_rdata_mem_out(dmem_rdata_wb),
517
             .commit_in(commit_mem),
518
            .commit_out(commit_wb)
519
        );
520
521
        MUX2 RF_MUX(
522
             .src0(pcadd4_wb),
523
```

```
.src1(alu_res_wb),
524
            .src2(dmem_rd_out_wb),
525
            .src3(0),
            .sel(rf_wd_sel_wb),
527
            .res(rf_wd_wb)
528
        );
529
530
531
                     Commit
532
534
        // wire [0 : 0] commit_if
535
        // assign commit_if = 1'H1;
536
537
             [0 : 0]
        reg
                         commit_reg
538
             [31 : 0]
                         commit_pc_reg
        reg
539
        reg
             [31 : 0]
                        commit_inst_reg
             [0 : 0]
                         commit_halt_reg
        reg
541
             [0 : 0]
                         commit_reg_we_reg
        reg
542
             [4 : 0]
                         commit_reg_wa_reg
        reg
543
             [31 : 0]
                        commit_reg_wd_reg
        reg
544
             [0 : 0]
                         commit_dmem_we_reg ;
        reg
545
             [31 : 0]
                          commit_dmem_wa_reg ;
        reg
546
             [31 : 0]
                          commit_dmem_wd_reg ;
        reg
547
548
        always @(posedge clk) begin
549
            if (rst) begin
550
                 commit_reg
                                      <= 1'H0;
551
                 commit_pc_reg
                                      <= 32'H0;
552
                 commit_inst_reg
                                      <= 32'H0;
553
                 commit_halt_reg
                                      <= 1'H0;
554
                 commit_reg_we_reg
                                      <= 1'H0;
555
                 commit_reg_wa_reg
                                      <= 5'H0;
556
```

```
commit_reg_wd_reg <= 32'H0;</pre>
557
                 commit_dmem_we_reg <= 1'H0;</pre>
558
                 commit_dmem_wa_reg <= 32'H0;</pre>
559
                 commit_dmem_wd_reg <= 32'H0;</pre>
560
            end
561
            else if (global_en) begin
562
563
                 commit_reg
                                        <= commit_wb;
                 commit_pc_reg
                                        <= pc_wb;
564
                 commit_inst_reg
                                       <= inst_wb;
565
                 commit_halt_reg
                                       <= inst_wb == `HALT_INST;
566
                 commit_reg_we_reg <= rf_we_wb;</pre>
567
                 commit_reg_wa_reg <= rf_wa_wb;</pre>
568
                 commit_reg_wd_reg <= rf_wd_wb;</pre>
569
                 commit_dmem_we_reg <= dmem_we_wb;</pre>
570
                 commit_dmem_wa_reg <= alu_res_wb;</pre>
571
                 commit_dmem_wd_reg <= dmem_wdata_wb;</pre>
572
            end
                 end
574
575
                 assign commit
                                         = commit_reg;
576
                 assign commit_pc
                                         = commit_pc_reg;
577
                 assign commit_inst
                                         = commit_inst_reg;
578
                 assign commit_halt
                                         = commit_halt_reg;
579
                 assign commit_reg_we = commit_reg_we_reg;
580
                 assign commit_reg_wa = commit_reg_wa_reg;
581
                 assign commit_reg_wd = commit_reg_wd_reg;
582
                 assign commit_dmem_we = commit_dmem_we_reg;
583
                 assign commit_dmem_wa = commit_dmem_wa_reg;
584
                 assign commit_dmem_wd = commit_dmem_wd_reg;
585
   endmodule
586
```

3 仿真结果与分析

Testbench 如下:

```
`timescale 1ns / 1ps
  module TB();
  reg clk;
  reg rst;
  wire [31:0] imem_raddr;
  wire dmem_we;
  wire [31 : 0]
                              dmem_addr;
  wire [31:0] imem_rdata;
   wire [31 : 0]
                              dmem_wdata;
  wire [ 0 : 0]
                              commit;
10
  wire [31 : 0]
                              commit_pc;
11
  wire [31 : 0]
                              commit_inst;
   wire [ 0 : 0]
                              commit_halt;
13
   wire [ 0 : 0]
                              commit_reg_we;
14
  wire [ 4 : 0]
                              commit_reg_wa;
15
  wire [31 : 0]
                              commit_reg_wd;
   wire [ 0 : 0]
                              commit_dmem_we;
17
   wire [31 : 0]
                              commit_dmem_wa;
18
   wire [31 : 0]
                              commit_dmem_wd;
   wire [31 : 0]
                              debug_reg_rd;
20
   wire [31:0] dmem_rdata;
21
   CPU cpu(
22
       .rst (rst),
23
       .clk (clk),
24
       .global_en(1'b1),
25
       .debug_reg_ra(0),
26
       .imem_raddr(imem_raddr),
27
       .imem_rdata(imem_rdata),
28
       .dmem_we(dmem_we),
29
       .dmem_addr(dmem_addr),
```

```
.dmem wdata(dmem wdata),
31
       .commit(commit),
32
       .commit_pc(commit_pc),
       .commit_inst(commit_inst),
34
       .commit_halt(commit_halt),
35
       .commit_reg_we(commit_reg_we),
36
       .commit_reg_wa(commit_reg_wa),
37
       .commit_reg_wd(commit_reg_wd),
38
       .commit_dmem_we(commit_dmem_we),
39
       .commit_dmem_wa(commit_dmem_wa),
       .commit_dmem_wd(commit_dmem_wd),
41
       .debug_reg_rd(debug_reg_rd),
42
       .dmem_rdata(dmem_rdata)
43
  );
44
45
  INST_MEM inst_mem (
46
     .a(imem_raddr),
                           // input wire [8 : 0] a
47
                // input wire [31 : 0] d
     .d(d),
48
     .clk(clk), // input wire clk
49
     .we(0),
                // input wire we
50
     .spo(imem_rdata) // output wire [31 : 0] spo
  );
52
  DATA_MEM data_mem (
53
     .a(dmem_addr),
                          // input wire [8 : 0] a
     .d(dmem_wdata),
                          // input wire [31 : 0] d
55
     .clk(clk), // input wire clk
56
     .we(dmem_we),
                       // input wire we
57
     .spo(dmem_rdata) // output wire [31 : 0] spo
  );
59
  localparam CLK_PERIOD = 10;
60
  always #(CLK_PERIOD/2) clk=~clk;
  initial begin
```




图 2: 测试程序 1 的测试结果




图 3: 测试程序 2 的测试结果

仿真结果与正确结果相吻合。

4 电路设计与分析




图 4: 整体的电路




图 5: cpu 的电路

5 测试结果与分析




图 6: 测试程序 1 上板结果

6 总结 40




图 7: 测试程序 2 上板结果

上板结果与正确结果相吻合。

6 总结

本次实验设计了一个不考虑冒险的流水线 CPU,实现了写优先的寄存器堆和段间寄存器。