CONTRIBUTIONS:

Oliver Kis: RTL-level simulation (Step 2), Gate-level simulation (Step 3)

Xuan Tung Luu: Synthesizable code (Step 1), HandIn

Step 4 will be for both.