{"payload":{"header_redesign_enabled":false,"results":[{"id":"647080129","archived":false,"color":"#adb2cb","followers":5,"has_funding_file":false,"hl_name":"xuanz20/Network-on-Chip-Verilog","hl_trunc_description":"A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":647080129,"name":"Network-on-Chip-Verilog","owner_id":122710923,"owner_login":"xuanz20","updated_at":"2023-05-30T02:47:32.411Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":70,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Axuanz20%252FNetwork-on-Chip-Verilog%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/xuanz20/Network-on-Chip-Verilog/star":{"post":"dSKsmNyNGuNh6fZg9JKmees8GVxH90Hnvb0pjfFi1TQCmRE8mgY9-yvdcjrJH6psi8kl5IbJMTP6QFominEkUw"},"/xuanz20/Network-on-Chip-Verilog/unstar":{"post":"2y794cYl6Sb5y5PtmI0iKETYygTWg_dfvECPgIt2x1CgCLHnPvOMdmniSx2RMAE89bBNPl8hDmPZKFypLm8YyA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"-_GtypflW-Lv519zUQDXrF1gdUuf7xJJGJo6Vyqeqq6W5RldVb2MWPcOqqZN_4Qq8zANf5gDM3ZvsP1AFzVeug"}}},"title":"Repository search results"}