





<div>Libratone A/S</div> <div></div> <div>LIBRATONE</div>		PROJECT NAME	EGG II	
		DRAW NO	ES1	
		DESCRIPTION	Main_Board	
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV.	V1.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2017/12/11	SHEET	1 OF 17






	EGG II	ZIPP3
U900	NA	ON
U1100	NA	ON
U300	NA	ON
R301	ON	NA
C206&C239	470uF	1000uF



<div>Libratone A/S</div> <div>LIBRATONE</div>		PROJECT NAME	EGG II
		DRAW NO	ES1
		DESCRIPTION	Main_Board
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV. V1.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2017/12/11	SHEET 3 OF 17




<div>Libratone A/S</div> <div></div> <div>LIBRATONE</div>		PROJECT NAME	EGG II
		DRAW NO	ES1
		DESCRIPTION	Main Board
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV. V1.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2017/12/11	SHEET 4 OF 17

To LED Board

J500  
CF20201V0R0-N-NH\_CKD



<div>Libratone A/S</div> <div></div> <div>LIBRATONE</div>		PROJECT NAME	EGG II	
		DRAW NO	ES1	
		DESCRIPTION	Main_Board	
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV.	V1.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2017/12/11	SHEET 5	OF 17





5

4


3

2


1




μç³0μçÁç×î´ó16.8V£-×îĐ;13.0V  
MCU×î´ó²ÊÑùμçÑ¹3.3V μç³0²ÊÑùμçÑ¹Ë¥¼ó18dB

<div>Libratone A/S</div> <div></div> <div>LIBRATONE</div>		PROJECT NAME	EGG II	
		DRAW NO	ES1	
		DESCRIPTION	Main_Board	
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV.	V1.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2017/12/11	SHEET 6	OF 17












Audio Slave
Audio TDM 1.8V level with 6ADC
Digital I/O 3.3V level


<p>Libratone A/S</p>  <p>LIBRATONE</p>		PROJECT NAME	EGG II	
		DRAW NO	ES1	
		DESCRIPTION	Main_Board	
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV. V1.0	
DATE <Approved Date>	DATE <Checked Date>	DATE 2017/12/11	SHEET	9 OF 17











## USB Output OCP 1.1Amax




<div>Libratone A/S</div> <div></div> <div>LIBRATONE</div>		PROJECT NAME	EGG II
		DRAW NO	ES1
		DESCRIPTION	Main_Board
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV. V1.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2017/12/11	SHEET 12 OF 17








<div>Libratone A/S</div> <div></div> <div>LIBRATONE</div>		PROJECT NAME	EGG II	
		DRAW NO	ES1	
		DESCRIPTION	Main_Board	
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV.	V1.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2017/12/11	SHEET	14 OF 17




<div>Libratone A/S</div> <div>LIBRATONE</div>		PROJECT NAME	EGG II
		DRAW NO	ES1
		DESCRIPTION	Main_Board
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV. V1.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2017/12/11	SHEET 15 OF 17



<div> <div>Libratone A/S</div> <div>  </div> </div>		PROJECT NAME	EGG II	
		DRAW NO	ES1	
		DESCRIPTION	Main_Board	
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han		REV. V1.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2017/12/11	SHEET 16    OF    17	





<div>Libratone A/S</div> <div>LIBRATONE</div>		PROJECT NAME	EGG II
		DRAW NO	ES1
		DESCRIPTION	Main Board
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV. V1.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2017/12/11	SHEET 17 OF 17