




<div>Libratone A/S</div> <div></div> <div>LIBRATONE</div>		PROJECT NAME	EGG II & ZIPP3	
		DRAW NO	ES2	
		DESCRIPTION	Main_Board	
APPROVAL	CHECK	DESIGN	REV.	
<Approved By>	<Checked By>	Danny Han	V2.0	
DATE	DATE	DATE	SHEET	
<Approved Date>	<Checked Date>	2018/02/07	1 OF 18	






! 0207

! 0207

	EGG II	ZIPP3
U900	NA	ON
U1100	NA	ON
U300	NA	ON
R301	ON	NA
C206&C239	470uF	1000uF



<div>Libratone A/S</div> <div>LIBRATONE</div>		PROJECT NAME	EGG II & ZIPP3	
		DRAW NO	ES2	
		DESCRIPTION	Main_Board	
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV.	V2.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2018/02/07	SHEET	3 OF 18



<div>Libratone A/S</div> <div>LIBRATONE</div>		PROJECT NAME	EGG II & ZIPP3	
		DRAW NO	ES2	
		DESCRIPTION	Main_Board	
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV.	V2.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2018/02/07	SHEET	4 OF 18


To LED Board

J500
CF20201V0R0-N-NH_CKD




! 0207


<div>Libratone A/S</div> <div>LIBRATONE</div>		PROJECT NAME	EGG II & ZIPP3
		DRAW NO	ES2
		DESCRIPTION	Main_Board
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV. V2.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2018/02/07	SHEET 5 OF 18




! 0207




! 0207



! 0207



<div>Libratone A/S</div> <div>LIBRATONE</div>		PROJECT NAME	EGG II & ZIPP3	
		DRAW NO	ES2	
		DESCRIPTION	Main_Board	
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV. V2.0	
DATE <Approved Date>	DATE <Checked Date>	DATE 2018/02/07	SHEET 6	OF 18



Delta N




! 020


Debug UART


UART2_DEBUG_RX

UART2_DEBUG_TX

! C



Libratone A/S  LIBRATONE		PROJECT NAME		EGG II & ZIPP3	
		DRAW NO		ES2	
		DESCRIPTION		Main_Board	
APPROVAL		CHECK		DESIGN	
<Approved By>		<Checked By>		Danny Han	
DATE		DATE		2018/02/07	
<Approved Date>		<Checked Date>		SHEET 8 OF 18	



External Power Supply: CP12IN:4.5V
LDO33IN:4.5V
VDDI2S:3.3V

I2C ADD:0X3B

TDM&RST:3.3V level I2C&MCLK: 3V3Level




Rst must stay low for 100ms after all power rails are stable

MIC2/4/6/ref mic



Audio Slave
Audio TDM 1.8V level with 6ADC
Digital I/O 3.3V level

<div>Libratone A/S</div> <div>LIBRATONE</div>		PROJECT NAME	EGG II & ZIPP3	
		DRAW NO	ES2	
		DESCRIPTION	Main_Board	
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV.	V2.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2018/02/07	SHEET	9 OF 18

! 0207





! 0207




U900-ADC1	Aux_Right/SPK_TW
ADC2	MIC4
ADC3	MIC6
ADC4	MIC2
U1000-ADC1	Aux_Left/SPK_WF
ADC2	MIC3
ADC3	MIC5
ADC4	MIC1

<div>Libratone A/S</div> <div>LIBRATONE</div>		PROJECT NAME	EGG II & ZIPP3
		DRAW NO	ES2
		DESCRIPTION	Main_Board
		DESIGN	Danny Han
APPROVAL	CHECK	DATE	REV.
<Approved By>	<Checked By>	2018/02/07	V2.0
DATE	DATE	SHEET	11 OF 18
<Approved Date>	<Checked Date>		



! 0207



<div>Libratone A/S</div> <div>LIBRATONE</div>		PROJECT NAME	EGG II & ZIPP3	
		DRAW NO	ES2	
		DESCRIPTION	Main_Board	
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV.	V2.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2018/02/07	SHEET	12 OF 18





P1300
FIDUCIAL_BOTH_CHECKED

! 0207

<div>Libratone A/S</div> <div>LIBRATONE</div>		PROJECT NAME	EGG II & ZIPP3
		DRAW NO	ES2
		DESCRIPTION	Main_Board
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV. V2.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2018/02/07	SHEET 13 OF 18




<div>Libratone A/S</div> <div></div> <div>LIBRATONE</div>		PROJECT NAME	EGG II & ZIPP3	
		DRAW NO	ES2	
		DESCRIPTION	Main_Board	
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV.	V2.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2018/02/07	SHEET	14 OF 18



! 0207


<div>Libratone A/S</div> <div>LIBRATONE</div>		PROJECT NAME	EGG II & ZIPP3	
		DRAW NO	ES2	
		DESCRIPTION	Main_Board	
APPROVAL	CHECK	DESIGN	REV.	
<Approved By>	<Checked By>	Danny Han	V2.0	
DATE	DATE	DATE	SHEET	
<Approved Date>	<Checked Date>	2018/02/07	15 OF 18	

! 0207



Active current @ Performance mdoe : 160 uA
Suspend mode ; 2.5uA
Lower power mode : 14uA

<div>Libratone A/S</div> <div>LIBRATONE</div>		PROJECT NAME	EGG II & ZIPP3
		DRAW NO	ES2
		DESCRIPTION	Main_Board
APPROVAL <Approved By>	CHECK <Checked By>	DESIGN Danny Han	REV. V2.0
DATE <Approved Date>	DATE <Checked Date>	DATE 2018/02/07	SHEET 17 OF 18



! 0207

<div>Libratone A/S</div> <div>LIBRATONE</div>		PROJECT NAME	EGG II & ZIPP3	
		DRAW NO	ES2	
		DESCRIPTION	Main_Board	
APPROVAL	CHECK	DESIGN	REV.	
<Approved By>	<Checked By>	Danny Han	V2.0	
DATE	DATE	DATE	SHEET	
<Approved Date>	<Checked Date>	2018/02/07	18 OF 18	