Project Delta
An Interactive FPGA Circuit Simulator

Specification

Developers:
Robert Duncan – rad55@cam.ac.uk
Justus Matthiesen – jm614@cam.ac.uk
David Weston – djw83@cam.ac.uk
Christopher Wilson – cw397@cam.ac.uk
Rubin Xu – rx201@cam.ac.uk

Client:
Steven Gilham
steven.gilham@citrix.com

January 23, 2009

Contents

1 Project description

It would be useful if a first year computer scientist could rapidly prototype a circuit on an Altera DE2 FPGA board without using a hardware description language. The user interface might be presented as a graphical circuit entry system allowing the user to select components from a library (including, 2- and 3-input NOR and NAND gates, RS-latch and D flip-flop) and place them on the screen. Additional components like RAMs and ROMs would be desirable. Switches and LEDs that are present on the DE2 board should be present in the graphical environment to allow circuits to be interfaced to them. Saving and loading of circuits is desirable. Circuits created should be simulated on the DE2 board. The transfer of the circuit to the FPGA simulation might happen in real-time (i.e. any change in the circuit is reflected "instantly" in the simulation). The simulation might be performed in software by a soft processor on the FPGA. For a high performance implementation, the graphical circuit might also be written out as Verilog and then synthesised for direct implementation on the FPGA.

2 Proposal

A Java based solution is proposed with a GUI that allows the user, in this case a first year computer scientist, to design a simple circuit using a drag-and-drop interface. The application will allow the user to send their design to the Altera DE2 board for simulation using a Java-based processor. What follows is a description of the required features and our plan to implement them within the time restriction given.

3 Major planned features

(a) Tri-state wires: with `0`,`1`, and `X` states.

(b) A component library containing:

- (i) NOR gate (2/3 input).
- (ii) NAND gate (2/3 input).
- (iii) AND gate (2/3 input).
- (iv) OR gate (2/3 input).
- (v) XOR gate (2/3 input).
- (vi) XNOR gate (2/3 input).
- (vii) NOT gate
- ($viii$) Fixed Input (`0`/`1`)
- (ix) RS latch.
- (x) D flip-flop.

(*xi*) limited size RAM.

(*xii*) limited size ROM.

(*c*) The ability to "connect" circuit to built-in LEDs, toggle switches, and push buttons on DE2 boards.

(*d*) The ability to group and ungroup components into a single composite component.

(*e*) Reasonably accurate simulation of circuit on DE2 board, not withstanding variable gate and wire delay (i.e. only have fixed gate delay equal across all components).

(*f*) Single clock with variable frequency.

(*g*) Components can have multiple wires attached to each output connector, however they may only have one wire for each input connector.

(*h*) An intuitive GUI with:

(*i*) Expandable component library.

(*ii*) Switch/button/LED library.

(*iii*) Drag-and-drop component placing and wiring.

(*iv*) Flexible wiring that can attach to input/output connectors on components.

(*v*) Undo/redo.

(*vi*) Zooming.

(*vii*) Document loading/saving.

(*i*) Capability to export to verilog to be implemented directly onto the FPGA.

(*j*) Fast transfer of designed circuit to DE2 board to be simulated.

4 Acceptance criteria

Even though we will endeavour to complete all the major features listed in section 3, we may find it necessary to make variations during development of the project. The final project must satisfy the following criteria:

(*a*) Core GUI.

(*b*) Loading/saving of circuits.

(*c*) At least switch/button/LED connection along with NAND and NOR gates (2/3 input), RS latches and D flip-flops.

(*d*) Simulation of circuit on DE2 board.

(*e*) Clock frequency control.

5 Circuit description

A limited number of components are going to represented, trying to fairly represent the knowledge and interests of a first year computer scientist.

We will be considering the output of all gates to initially be `X`, and all disconnected wires will also have a value of `X`. This tri-state approach is necessary to model disconnection of wires, and also to represent an unknown signal on a wire.

Here follows a description of each component represented in the circuit simulator:

5.1 Simple gates

5.1.1 NOT gate

A NOT gate is essentially an inverter, negating the input as per this table:

x	NOT(x)
0	1
1	0
X	X

where x is the input to the NOT gate.

5.1.2 AND and NAND gates

A two input AND can be desribed with the following table in our tri-state logic:

AND	0	1	X
0	0	0	0
1	0	1	X
X	0	X	X

A three input AND could be modelled as $y = ((x_1 \texttt{ AND } x_2) \texttt{ AND } x_3)$ where x_n are inputs to the AND gate, and y is the output.

A NAND gate has exactly this behaviour except the output, y, is inverted, as if it were by a NOT gate.

5.1.3 OR and NOR gates

A two input OR can be desribed with the following table in our tri-state logic:

OR	0	1	X
0	0	1	X
1	1	1	1
X	X	1	X

A three input OR could be modelled as $y = ((x_1 \texttt{ OR } x_2) \texttt{ OR } x_3)$ where x_n are inputs to the OR gate, and y is the output.

A NOR gate has exactly this behaviour except the output, y, is inverted, as it were by a NOT gate.

5.1.4 XOR and XNOR gates

A two input OR can be desribed with the following table in our tri-state logic:

XOR	0	1	X
0	0	1	X
1	1	0	1
X	X	1	X

A three input XOR could be modelled as $y = ((x_1 \texttt{ XOR } x_2) \texttt{ XOR } x_3)$ where x_n are inputs to the OR gate, and y is the output.

An XNOR gate has exactly this behaviour except the output, y, is inverted, as if it were by a NOT gate.

5.2 Further components

5.2.1 Clock

Each circuit will have a single clock associated with it, that is automatically tied to each clock input on any clocked components. The Clock will have a customisable frequency that is some multiple of the simulation time quantum.

5.2.2 D flip-flop

A D flip flop can be represented using a state transition table, where Q' represents the output Q after a clock tick:

D	Q	Q'
0	Q	0
1	Q	1
X	Q	X

We will be using single output D flip-flops, i.e. they will not contain an extra negated output. This doesn't affect the potential set of circuits though, since a user can attach multiples wires to a single output.

5.2.3 RS Latch

This a grouped component described by the following table:
I'm not sure this table is correct

R	S	Q	$\overline{Q}$
0	0	Q	$\overline{\text{Q}}$
0	1	1	0
1	0	0	1
1	1	U	U
0	X	X	X
X	0	X	X
1	X	X	X
X	1	X	X
X	X	X	X

Where U stands for unstable. This conbination of inputs is to be avoided if at all possible.

5.2.4 ROM and RAM

Whilst we don't provide the ability to use buses natively, they can be constructed from groups of wires. With both ROM and RAM the user will be able to preset the contents in the GUI before loading it to the DE2 board.

However, ROMs will not have the ability to set the contents of the cell when addressing it, only to read out the contents.

(*a*) 16 cells, addressable with 4 address inputs.

(*b*) Each cell stores a single boolean value.

(*c*) RAM has a write enable input along with a data input.

(*d*) A single output wire with the data contained at the addressed wire.

(*e*) an implicit clock connection, so that reads and write only occur on clock pulses.

5.3 Inputs and outputs

5.3.1 LEDs

These can be used within the circuit and they correspond to a labelled LED on the physical hardware.

5.3.2 Switches and buttons

These can be used within the circuit and they correspond to the labelled switch or button on the physical hardware.

6 Data structure

This section contributed by Justus Matthiesen.

7 Simulation algorithm

This section contributed by Justus Matthiesen.

8 Using the Altera DE2 board

This section contributed by Rubin Xu.

9 Exporting to verilog

10 GUI

This section contributed by Christopher Wilson and David Weston.

11 Distribution of responsibility

The rôles defined here are temporary assignments.

Robert Duncan	Data Structure & Integration
Justus Matthiesen	Simulator
David Weston	GUI
Christopher Wilson	GUI
Rubin Xu	Hardware