CODE No.							otal iges	88	Page	1
(TEN1	ΓΑΤΙ	VE)				To sep	tal pa parate	iges of sheets		
•		,								
			SPEC	CIFIC	CATIONS					
		PART I	No. :	Æ	MT0371					
							V 1	1.00		
		Http://Shop34		aobao.	com					
		WangWang:yt Mobile Phone		4535						
	SYSTEM LSI DIVISION SEMICONDUCTOR COMPANY ShenZhen JianWei ELECTRIC INDUSTRIAL CO., LTD.									
		ESTABLISHED BY	СНЕСКЕ	D BYJ	CHECKED BY	PREPAREI	) BY			
n :					T	1				7
Jan, 12,		DATE ESTABLISHED								-
Juli, 12,	2007									

# Date Prepared:02/12/'09 SPECIFICATIONS

FMT0371<sub>A</sub>

Total Page 2

7. Command Function7.1 List of Command

7.1.1 Memory Control Command

7.1.2 Display Control Command

7.1.3 LCD Driver Control Command

7.1.4 Image Quality Adjustment Command

7.1.5 Power Supply System Control Command

7.1.6 Details of Gate Driver/Power Supply IC

7.1.7 Other Commands (Test and Other Registers)

(MN863485) Command Transfer

Table of Contents

- 1. Type
- 2. Overview
- 3. Features
- 4. Block Diagram
- 5. Pins
  - 5.1 Host Interface Pins
  - 5.2 Source Driver Output Pins
  - 5.3 Gate Driver/Power Supply IC Control Pins
  - 5.4 Power Supply and LCD Drive Voltage Input Pins
  - 5.5 Test Pins
- 6. Functions
  - 6.1 Host Interface
    - 6.1.1 Interface Mode Selection
    - 6.1.2 Serial Interface
    - 6.1.3 Data Discrimination
    - 6.1.4 Register Write Mode
    - 6.1.5 Data Format
    - 6.1.6 Sequence
  - 6.2 GRAM (Graphic RAM)
    - 6.2.1 GRAM Configuration
    - 6.2.2 GRAM Address
    - 6.2.3 GRAM Address Control Function
    - 6.2.4 GRAM Access Control
    - 6.2.5 GRAM Data Mask Function (WDMSK Pin)
    - 6.2.6 GRAM Clear Function
    - 6.2.7 Display Read Function
    - 6.2.8 Gradation LSB Generation Function
    - 6.2.9 Display Data Reverse Function
    - 6.2.10 RGB Swap Function
    - 6.2.11 Display Data Processing Block Diagram
  - 6.3 Display Control Function
    - 6.3.1 Display Mode Control
    - 6.3.2 Partial Display Function
    - 6.3.3 Partial Scroll Function
    - 6.3.4 Digital Brightness Adjustment Function
    - 6.3.5 Sync Control with Host
    - 6.3.6 Built-in Oscillation Circuit
    - 6.3.7 Control of Horizontal Cycle and Vertical Cycle
  - 6.4 LCD Drive Control
    - 6.4.1 LCD Drive Signal Generation
  - 6.5 Source Driver Operation Setting
    - 6.5.1 Gradation/Binary Drive Mode
    - 6.5.2 Separation of VREF Resistor
    - 6.4.3 Source Driver Driving Output
    - 6.5.4 Gamma Correction Function
  - 6.6 Gate Driver Settings
    - 6.6.1 Setting Number of Gate Driver Outputs
    - 6.6.2 Gate Driver Scan Operation Settings
  - 6.7 Power Supply IC Settings
    - 6.7.1 Voltage Step-up Clock Control
    - 6.7.2 Power Supply Circuit Operation/Stop Control
    - 6.7.3 Each Voltage Setting
- 6.8 Command Transfer to MN863485 (Gate Driver/Power Supply IC)

http://shop34333066.taobao.com..

### FMT0371 **SPECIFICATIONS** Total Date Prepared: 02/12/'09 3 pages Page 1. Type CMOS IC Controller Driver for LCD Panel Source Driving 2. Overview This product is a single-chip IC incorporating a RAM controller source driver that displays 262000 colors for

TFT LCD driving. By using this IC in combination with the MN863485, which is a gate driver with a built-in IC power supply, a 262000-color TFT display system with a maximum of 240 (H) ×320 (V) pixels will be constructed.

### 3. Features

- 1) Display capacity
- •240 pixels max. × RGB ×320 lines (720 output source driver/320 output gate driver control)
- 2) Display colors
- 262000 colors (18 bits/pixel, RGB: 6 bits each)
- 3) Interface
- Supports 80-/68-series (8-, 9-, 16-, or 18-bit) CPU interface, serial interface, or RGB interface.
  - → The CPU interface and RGB interface are different from each other in port. These ports are selected by command settings.
  - → The RGB interface is for writing GRAM (graphic RAM) data only. Commands are transferred through the CPU interface or serial interface.
  - → The serial interface allows data writing only.

### 4) GRAM (graphic RAM)

[Capacity]

 $\bullet$ 240 × 18 (6 + 6 + 6) ×320 bits (1382400 bits)

[Operation speed] • Host write speed: 10 MHz

[GRAM control]


- RAM access range setting (A rectangular area specifies a GRAM access range.)
  - → Two modes of range setting are available (to specify the start and end points or the start point and access width)
- RAM address automatic count (with count direction control)
  - → The RAM write direction (vertically and horizontally) is variable, and so is the screen display size (vertically and horizontally).
- Generates addresses according to the mounting direction of the source driver. (X address reverse command)
- Access byte order variable (16-bit bus with 262000-color data × 2-time transfer/pixel)
- Window mask function (Write data mask specified inside and outside the window area)
- Pixel mask function (WDMSK pin)
- Bit write mask function (Bit mask command)
- RAM clear function (Data specified for R, G, and B independently)
- Display start line address setting (Used for vertical scrolling)
- 5) Display mode control Display control (Display OFF, all white display, normal display, and partial display)
  - Display data reverse display function
  - Gradation LSB function (Automatic generation of R and B's LSB in 65000-color mode)
  - Digital brightness adjustment function (in R, G, and B independent control)
- 6) Display timing control Oscillation circuit built in (206.6-kHz display clock with no external CR circuit required)
  - 1H period variable (8 to 24 clocks in 1-clock increments)
  - 1V period variable (up to 1024H in 4H increments, the specified range of which varies with the number of gate outputs)
  - Supports external synchronization (enabling animated picture data to be written)
  - Alternation control (1H line/Frame reverse)

This document is based on an equivalent Japanese document that was prepared on Jun. 3, 2002.

		http://shop34333066.taobao.com.
STABLISHED	REVISED	mtp://snop54555000.ta0ba0.com.

		FMT0371							
Date Prepared:02/12/'09	SPECIFICATIONS	Total pages		Page	4				
7) Partial display	<ul><li>Possible to display up to two non-display areas</li><li>Sets the refresh cycle of non-display areas</li></ul>								
8) Partial scroll	<ul> <li>Allows partial area specification for scrolling (setting the start/end point and the number of scrolls)</li> </ul>								
9) Source driver	<ul> <li>Supports a maximum of 240 pixels</li> <li>Supports gradation/binary driving (with reduced power consumption by binary driving)</li> <li>Allows automatic drive interruption settings for blanking periods</li> <li>Analog gamma correction with VREF resistance adjustments (allowing independent positive and negative polarity settings)</li> </ul>								
10) Gate driver/Power  ★ Controls the Control of t	<ul> <li>he MN863485 gate driver with the built-in power supply</li> <li>Automatic serial transfer of set values to the MN8 atrol ]</li> <li>Supports gate driver 220, 240, and 320 outputs</li> <li>Shift direction control</li> <li>Output prohibit period control (Timing variable was a control)</li> </ul>	63485 by s	set value tra	nsfer cor	nmands.				
[ Power supply I	<ul> <li>Gate all ON control (XDON pin)</li> <li>C control ]</li> <li>Power supply IC ON/OFF</li> <li>Power supply IC drive control</li> <li>Voltage adjustments to drive a variety of LCDs</li> </ul>								
ECTADI ICUED DEVI	http://shop343	33066.1	taobao.c	om.					

ESTABLISHED REVISED



## Date Prepared:02/12/'09

## SPECIFICATIONS

FMT0371 <sub>A</sub>						
Total pages		Page	6			

### 5. Pins

### 5.1 Host Interface Pins

Signal name	I/O	Function		Description							
NRST	Input	Reset	A reset pi	A reset pin. The IC will be reset with the pin set low.							
IFMODE[1:0]	Input	Interface mode	Used to set the data bus width of the interface.								
		selection	IFMODE		Description		IFMODE Description			on	
			00		18-bit mode		10	)		9-bit mod	le
			01		16-bit mode		11	l		8-bit mod	le
HOSTYP[1:0]	Input	Host type	Used to sel	lect h	ost CPU types.					_	
	1	selection	HOSTYP	?	Description	НО	STYP	Descr	ription	HOSTYP	Description
			00		80-series interface	(	)1		series erface	1x	Serial interface
D[17:0]	I/O	Data I/O	settings (8,	, 9, 16	r the host interfact, or 18 bits). Fix is not fixed with	the p	in at lo				
NCS	Input	Chip select			put pin. The pin s			be acti	ive.		
NRD (E)	Input	Access control	(D[17:0]) • Used for	) will enabl	signal input if the be in the status of the clock (E) input th will be enabled	f outp if the	out wit	h this	pin set	low.	ata pin
NWR (R/W)	Input	Access control	<ul> <li>Used for write signal input if the 80-series CPU is connected. The data pin will be in the status of input with this pin set low, and data will be latched at the rising edge of the write signal.</li> <li>Used for read/write control input if the 68-series MPU is connected. The pin set high will be in read control. The pin set low will be in write control.</li> </ul>								
SICK	Input	Serial interface clock input	Used for serial interface clock input. Data will be retrieved at the rising edge of the input. Fix the pin at low level if no serial interface is used.								
SIDA	Input	Serial interface data input	Used for data input into the serial interface.  The first data is used to discriminate address transfer and data transfer.  (Low: Address transfer; High: Data transfer)								
RGBENA	Input	RGB interface selection	Fix the pin at low level if no serial interface is used.  An enable pin for the RGB interface. The RGBD[17:0] pin will be enabled with this pin set high.								
RGBCK	Input	RGB interface clock input	Used for clock input for the RGB interface. Data will be retrieved at the falling edge of the clock when the RGBENA signal is at high level.				the falling				
RGBD[17:0]	Input	Data input	Image data RGBENA	inpu	put for the RGB it will be retrieved high and the RM in is not used.	d at th	e fallii	ng edg et to 1	ge of th . Fix th	e RGBCK ne pin at lov	when the w or high
NADS	Input	Data discrimination signal	Used for d	liscrin	ninating addresse	s and	data. I	Low: A	Addres	ses; High:	Data
REGMODE	Input	Register write mode selection	Used for discriminating addresses and data. Low: Addresses; High: Data  Used to specify the register access mode while the IC is in 18-/16-bit interface mode. The following operation will be possible with this pin set when the NADS is set low.  REGMODE set high: The address is specified by the upper 8 bits and data is specified by the lower 8 bits.  REGMODE set low: Only the lower 8 bits are enabled to gain access to the register at a specified address and cycle of data transfer.								
WDMSK	Input	Write data mask signal	When this There will	signa be a (	write masks in G l is at high level, GRAM address in	GRA neren	M data nent wh	a writt	en will		
NVSYNCI	Input	External vertical sync signal input	Used for external vertical sync signal input. This pin enables the internal display operation of the IC in synchronization with vertical sync input provided by the host. Fix this pin at high or low level if no synchronization is required.				zation				
NVSYNCO	Output	Internal vertical sync signal output	Used for internal vertical sync signal output. The output is turned on regardless of settings during clock oscillation. This pin is used when the host writes data in synchronization with the internal vertical cycle of the IC.				the host				

## Date Prepared: 02/12/'09

## SPECIFICATIONS

FMT0371 <sub>A</sub>					
Total pages		Page	7		

## 5.2 Source Driver Output Pins

Signal name	I/O	Function	Description
YR[239:0]	Output	Source driver output	Source driver output of R pixels
YG[239:0]	Output	Source driver output	Source driver output of G pixels
YB[239:0]	Output	Source driver output	Source driver output of B pixels

5.3 Gate Driver/Power Supply IC Control Pins (GDIOSEL is input into TOP\_LCDC; other signals are CORE outputs)

Signal name	I/O	Function		Description	
GDIOSEL	Input	Gate driver or power supply	Used to ena explained be	ble output pins for the MN863485 (i.e., all the pins elow will be enabled.)	
		IC output selection	GDIOSEL	Enabled pins	
		selection	High	CKVL, STVR, NOEVL, XDONL, DDCKL, POLL, VCOMENL, NDDCSL, NDDCSKL, NDDSDAL	
			Low	CKVR, STVR, NOEVR, XDONR, DDCKR, POLR, VCOMENR, NDDCSR, NDDCSKR, NDDSDAR	
			located on the chip bump s	name ending with L (or R) means that the pin is the left-hand side (right-hand side), provided that the side is upside with all the driver output pins are upside. It is a sare fixed at low-level output. Keep them open the IC.	
CKVL CKVR	Output	Gate driver shift clock	A shift clock output pin for the gate driver to MN863485.		
STVL STVR	Output	Gate driver start pulse	A start pulse	e output pin for the gate driver to MN863485.	
NOEVL NOVER	Output	Gate driver output control	An output control pin (active at low level) for MN863485. The assert period is controlled according to the register OEVA and OEVN set values.		
XDONL XDONR	Output	Gate driver all ON control		control pin for MN863485. All gate driver outputs will the pins set high. The register XDON set value is is.	
DDCKL DDCKR	Output	Clock output for power supply IC		tep-up clock output pin for MN863485. The lividing ratio can be set to the set value in the DDCKF	
POLL POLR	Output	Alternation control	of the oppos	control pin (MN863485). Used for the toggle control site electrode. The pin supports line and frame coording to the register FRPOL set value.	
VCOMENL VCOMENR	Output	Common electrode operation control	toggle the or reversed alto Toggle is Or period or pa	ectrode operation control pin to MN863485. Used to pposite electrode ON and OFF at the time of line-ernation driving (MN863485). FF if the LCD is not driven during the V blanking rtially not driven at the time of partial display. The ways active at the time of frame-reversed alternation.	
NDDCSL NDDCSR	Output	Chip select for power supply IC		ct for command transfer to MN863485. (Active at low	
DDSCKL DDSCKR	Output	Serial clock for power supply IC	Command to 1. A sign:	output for command transfer to MN863485. ransfer will be performed with the register DTRN set al at the cycle of the built-in oscillation clock. The will be output only at the time of command transfer.	
DDSDAL DDSDAR	Output	Serial data for power supply IC	Serial data	output for command transfer to MN863485.	

Date Prepared :02/12/'09

## SPECIFICATIONS

FMT0371<sub>A</sub>

Total Page 8

## 5.4 Power Supply and LCD Drive Voltage Input Pins

Signal name	I/O	Function	Description
DV <sub>DD</sub>	Input	Logic power supply	A logic power supply pin. Supply 2.35 V to 3.6 V.
DVss	Input	Logic ground	A logic ground pin.
AVDD	Input	Source driver power supply	A source driver power supply pin. Supply 3.5 V to 5.5 V. Connect this pin to the AVDD of the MN863485.
AVss	Input	Source driver ground	A source driver ground pin.
VREFH	Input	Gradation reference voltage high-level input	Used for the reference voltage input on the high-level side at the time of the gradation voltage generation for the source driver. Supply 3.0 V to 5.0 V (AVDD – 0.5 V). Connect this pin to the VREFH of the MN863485.
VREFL	Input	Gradation reference voltage low-level input	Used for the reference voltage input on the low-level side at the time of the gradation voltage generation for the source driver.  Normally ground this pin.
ODV <sub>DD</sub>	Output	Logic power supply output	Use this pin for input pins fixed at high level.
ODVss	Output	Logic ground output	Use this pin for input pins fixed at low level.

### 5.5 Test Pins

Signal name	I/O	Function	Description
TEST1	Input	Test control	Test pin. Fix this pin at low level.
TEST2	Input	Test control	Test pin. Fix this pin at low level.
TEST3	Input	Test control	Test pin. Fix this pin at low level.
TEST4	Input	Test control	Test pin. Fix this pin at low level.
TEST5	Input	Test control	Test pin. Fix this pin at low level.
CKIN	Input	Clock input	A test clock input pin. Fix this pin at low level.
MONITOR1	Output	Output monitoring	A test pin to monitor internal signal. Keep this pin open. (Power supply output for oscillation circuit)
MONITOR2	Output	Output monitoring	A test pin to monitor internal signal. Keep this pin open. (Monitor output for NOEH)

		FMT0	FMT03	71 <mark>/</mark>
Date Prepared: 02/12/'09	SPECIFICATIONS	Total		P

6. Functions

6.1 Host Interface

6.1.1 Interface Mode Selection

(1) RGB Interface


The IC has 80- and 68-series parallel and serial CPU and RGB interfaces as host interfaces. The CPU interface and RGB interface has an independent port each.

The RGB interface or CPU interface's GRAM access is selected by the RMWR bit.

The CPU interface is selected with the RMWR bit set to 0.

The RGB interface is selected with the RMWR bit set to 1.

#### 80-series CPU interface selected




RMWR bit is set to 0 at the time of GRAM access

9

Page

Fig. 6.1.1 (1) CPU interface (80 series)


### 68-series CPU interface selected



RMWR bit is set to 0 at the time of GRAM access

Fig. 6.1.1 (2) CPU interface (68 series)

#### RGB interface selected



RMWR bit is set to 1

Fig. 6.1.1 (3) RGB interface

The RGB interface is a GRAM-write-dedicated interface.

As shown in figure 6.1.1 (3), when the RGBENA is set high and the RMWR bit is set to 1, data will be retrieved from the RGBD [17:0] at the falling edge of the RGBCK and only GRAM write access will be implemented.

STABLISHED	REVISED	http://shop34333066.taobao.com.

# Date Prepared:02/12/'09

FMT0371 <sub>A</sub>							
Total pages		Page	10				

The RGB interface is not available to command transfer or read access.

Commands are transferred through the parallel or serial CPU interface. If the command (with address 0xh) related to GRAM control is transferred while RGB interface has GRAM access, GRAM data to be written will not be guaranteed. In that case, finish the RGB interface's access first.

To switch from the CPU interface to the RGB interface or vice versa, complete the present access cycle as shown below.




Fig. 6.1.1 (4) Selection of CPU interface or RGB interface (Example: 80-series CPU interface)

### Supplement explanation

- The CPU interface's command access is always acceptable without being influenced by the RGBENA pin or RMWR bit. During the RGB interface's GRAM access, however, the transfer of commands related to GRAM control through the CPU interface is prohibited.
- The RGB interface's GRAM access is accepted when the RGBENA is set high and the RMWR bit is set to 1.

At that time, the setting of the GRAM write specify command (with address 0Eh) is not required.

• The GRAM access from the CPU interface will be accepted when the RMWR bit is set to 0 and the GRAM write specify command (with address 0Eh) is set. At that time, the status of the RGBENA pin will be ignored.

## **SPECIFICATIONS**

FMT0371 Page 11

# Date Prepared :02/12/'09

(2) CPU Interface

The IC has 80- and 68-series parallel and serial interfaces as host CPU interfaces. Make the following settings in HOSTYP[1:0] pin.

HOSTYP[1:0]	CPU type	NRD pin	NWR pin	SICK pin	SIDA pin
LL	80-series CPU interface	Read signal (/ RD)	Write signal (/ WR)	Disabled	Disabled
LH	68-series CPU interface	Enable signal (E)	Read/Write specification (R/W)		
HL or HH	Serial interface	Disabled	Disabled	Serial clock	Serial data

### (3) Data Bus Width and Interface Settings for GRAM

- 1) CPU Interface (Parallel Interface only)
  - The data pin to be used will be determined by IFMODE[1:0] pin setting.
  - The method of data transfer to GRAM is determined by the IFMODE[1:0] pin and GRAM interface setting command RMIF bit in combination.

(Refer to Section 6.1.5 for the data format in detail.)

IFMODE[1:0]	Mode name	RMIF bit	Data pin used	Number of bits of	Number of bits of GRAM transfer data			
LL	18-bit mode	0	D[17:0]	18 bits × 1	262000-color data			
	0		D[15.0]	16 bits × 2	262000-color data			
LH	16-bit mode	1	D[15:0]	16 bits × 1	65000-color data			
HL	9-bit mode	0	D[8:0]	9 bits × 2	262000-color data			
НН	8-bit mode	1	D[7:0]	8 bits × 2	65000-color data			

Notes: • Setting of IFMODE [1:0] and REGMODE would be disabled at serial interface.

### 2) RGB Interface

• The following settings are made with the RGBIF and RMIF bits of the GRAM interface setting command.

(Refer to Section 6.1.5 for the data format in detail.)

RGBIF bit	RMIF bit	Mode name	Data pin used	Number of bits	of GRAM transfer data
_	0	18-bit mode	RGBD[17:0]	18 bits × 1	262000-color data
0	1	16-bit mode	RGBD[15:0]	16 bits × 1	65000-color data
1	0	6-bit mode	RGBD[5:0]	6 bits $\times$ 3	262000-color data
1	1	8-bit mode	RGBD[7:0]	8 bits $\times$ 2	65000-color data

Notes: • Fix the unused data pins (D\*\* and RGBD\*\*) at low or high level.

- The serial interface with the GRAM is possible only in 65000-color format of 16 bits.
  - \* Refer to the information in Section 6.1.2 Serial Interface and Section 6.1.5 (5) Data Format in detail.

ESTABLISHED	REVISED	http://shop34333066.taobao.com.

D . D 1 02/12/200	SPECIFICATIONS	Tota
Date Prepared: 02/12/'09		nage

FMT0371 <sub>A</sub>									
Total pages		Page	12						

#### 6.1.2 Serial Interface

The serial interface will be enabled with the HOSTYP [1] set high.

The serial interface uses the SICK pin for serial clock transfer and SIDA pin for data transfer. The serial interface is accessible with the NCS set low, and SIDA data will be retrieved at the rising edge of the SICK clock signal. Data is transferred in units of 17 clocks. The first data is used for data discrimination (i.e., NADS in parallel mode with the REGMODE set high).

### (1) Register Access

Register access is implemented as shown below with the first data item of data discrimination set low.




Fig. 6.1.2 (1) Serial Interface Register Access

Note: If the first data item is set high at the time of serial access, the data will be written to the register the address of which is specified then. At that time, the upper 8-bit data will be ignored, and the corresponding data in the above 8-bit data will be written.

### (2) GRAM Access

At the time of GRAM access, set the GRAM write command (with the address 0Eh) and set the first data item of data discrimination high as shown below.

At the time of GRAM access through the serial interface, only the 65k-color (16-bit) data format will be used.




Fig. 6.1.2 (2) Serial Interface GRAM Access

# Date Prepared:02/12/'09 SPECIFICATIONS Total pages — Page 13

#### 6.1.3 Data Discrimination

At the time of access to the internal registers and GRAM through the CPU parallel interface, execute the write command with the NADS set low, and specify the address (at the address set cycle). Execute the write command with the NADS set high next and write the data (at the data cycle).

Written data is discriminated by the NADS pin as follows:




Fig. 6.1.3 Data discrimination (write operation) in CPU interface mode.

As explained in 6.1.2, the first data item in serial interface mode is used to discriminate between data of address-set type and that of data-set type.


### 6.1.4 Register Write Mode

In CPU interface mode, data write accesses to registers are classified into two types (address-set and data-set cycles) as specified in section 6.1.3.

In 18- or 16-bit interface mode, an address uses the upper 8 bits and data uses the lower 8 bits to be transferred per cycle.

This mode (hereafter called batch write mode) will be enabled with the REGMODE pin set high. Batch write will be executed at the address set cycle (with the NADS set low).

- Note 1) Fix the REGMODE pin at high or low level.
- Note 2) In 8- or 9-bit interface mode, set the REGMODE to low.
- Note 3) This mode will be enabled only at the time of register access. When GRAM write is specified (with the address 0Eh), the lower 8-bit data will not be written to the GRAM.



No data will be written in the case of addresses (0Eh and 0Fh) specifying access to the GRAM.

Fig. 6.1.4 Register Batch Write Mode

ESTABLISHED	REVISED	http://shop34333066.taobao.com.

												FMT0371				
Date Prepared:02/12/'09		SPECIFICATIONS								Total pages		Page				
6.1.5 Data Format (1) CPU Interface: 18-bit Mode (HOTYP[1] Set to 0, IFMODE[1:0] Set to 00, and RMWR Bit Set to 0)																
1) Image Data																
D17 D16	D15 I	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3 D2	D1 D0		
$\downarrow$ $\downarrow$	<b>↓</b> .	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$ $\downarrow$	$\downarrow$ $\downarrow$		
R5 R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	В5	B4	B3 B2	B1 B0		
															1	
2) Command Dat	a															
• Batch Write	Mode (	REG	MOI	DE S	et Hig	gh)										
D17 D16	D15 I	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3 D2	D1 D0	ĺ	
_ 🕁 👈	<b>→</b>	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$ $\downarrow$	$\downarrow  \downarrow$	_	
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3 D2	D1 D0		
• 8-bit Write N	Iode (R	REGN	ИOD	E Set	Low	)										
D17 D16	D15 I	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3 D2	D1 D0	Ĺ	
<u> </u>	<u> </u>	$\downarrow$	$\downarrow$	$\downarrow$	lacksquare	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow  \downarrow$	_	
Address cycle	-	-	-	-	-	-	-	_	A7	A6	A5	A4	A3 A2 .	A1 A0		
Data cycle	-	-	-	-	-	-	-	-	D7	D6	D5	D4	D3 D2	D1 D0	İ	
O) CD AMAYA	1.1 DI		ODE													
3) GRAM Write						D10	D.O.	D.O.	D.7	D.	D.5	D.	D2 D2	D1 D0	ľ	
D17 D16	D15 I	D14	D13	D12	DII	D10	D9	D8	D7	D6	D5	D4	D3   D2   1	D1 D0	Į.	
<u> </u>	<u> </u>	<u>₩</u>	<u> </u>				<u> </u>	<u> </u>	$\forall$		$\forall$		ullet $ullet$ $ullet$	<u> </u>	ľ	
Address cycle		A6	A5	A4	A3	A2	A1	A0	-	-	-	-			İ	
Data cycle R5 R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	В5	B4	B3 B2	B1 B0	Ĺ	

14


Note: Set 0 to the RMIF when this mode is used. If the RMIF is set to 1, read data for R0/B0 display will be in reverse control according to RLSB/BLSB bit settings.

										FMT0371					
Date Prepared:02/12/'09		SF	PECI	FIC	AT]	ION	IS			Tota pag				Page	15
(2) CPU Interface: 16	5-bit Mod	le (HOT	YP[1] S	Set to (	), IFM	IODE	[1:0]	Set to	o 01, a	and R	MWI	R Bit S	Set to	0)	
1) Image Data															
[RMIF=0] • BODR=0	D15 D14	D13 D	12 D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
_			Π												
1st cycle	<u>▼ ▼</u> -   -	<u></u>	<u>▼       </u>	₩_	<b>▼</b>		<u> </u>	<u></u> -	<u></u> -	<u> </u>	<u> </u>	₩	R5	R4	
_	R3 R2	R1 R	0 G5	G4	G3	G2	G1	G0	В5	B4	В3	B2	B1	В0	
• BODR=1	D15 D14	D13 D	12 D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
1st cycle	R5 R4	R3 R	2 R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	
	B1 B0		-	-	-	-	-	-	-	-	-	-	-	-	
[RMIF=1]															
	D15 D14	D13 D	12 D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
				$\neg$						/		$\overline{}$		$\overline{}$	
	$\downarrow$ $\downarrow$	$\downarrow$	$\downarrow$ $\downarrow$	$\downarrow$								<b>'</b> ''			7
	R5 R4	R3 R	2 R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1 B0
2) Command Data	a														
Batch Write N		EGMOD	E Set H	igh)											
	D15 D14	D13 D	12 D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
	$\downarrow$ $\downarrow$		$\downarrow$ $\downarrow$												
	A7 A6	A5 A	4 A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
• 8-bit Write M	ode (RE	GMODE	E Set Lo	w)											
	D15 D14	D13 D	12 D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
_		$\downarrow$		$\downarrow$		$\downarrow$		$\downarrow$	$\downarrow$		$\downarrow$	$\downarrow$	$\downarrow$	$\overline{}$	
Address cycle		-  -	· -	-	-	-	A7	A6	A5	A4	A3	A2	A1	A0	
Data cycle				-	-	-	D7	D6	D5	D4	D3	D2	D1	D0	
3) GRAM Write	with REC	GMODE	Set Hig	gh											
l –		D13 D		D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
	$\downarrow$ $\downarrow$	$\downarrow$	$\downarrow$ $\downarrow$			$\downarrow$			$\downarrow$		$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	
Address cycle	A7 A6	A5 A	4 A3	A2	A1	A0	-	-	-	-	-	-	-	-	
Data cycle [RMIF=0]															
• BODR=0 1st cycle	_   _		.   _	_	_	_	_	_	_	l <u>-</u>	l <u>-</u>	T _	R5	R4	
2nd cycle		R1 R	0 G5	G4	G3	G2	G1	G0	В5	B4	В3	B2	B1	B0	
• BODR=1	D5 D4	D2   5	2   121	DO.	C.	C4	C2	CO	C1	CO	D/	D.4	D2	D2	
1st cycle 2nd cycle	R5 R4 B1 B0	R3 R	2 R1	R0	G5 -	G4 -	G3	G2 -	G1	G0 -	B5	B4	B3	B2	
_	R5 R4	R3 R	2 R1	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	
ECTADI ICUED DEVI	ICED				1	http:/	/cha-	3/2	22064	5 to 01	300.0	om			
ESTABLISHED REV	ISED	1				ոււթ:/	/ SHO	<u> </u>	<u> </u>	5.taol	jao.c	UIII.			

	SDECIEICATIONS		FMT037	71	
Date Prepared:02/12/'09	SPECIFICATIONS	Total pages		Page	16

(3) CPU Interface: 9-bit Mode (HOTYP[1] Set to 0, IFMODE[1:0] Set to 10, and RMWR Bit Set to 0)


### 1) Image Data



### 2) Command Data

• Batch Write Mode (REGMODE Set High)
Use prohibited

• 8-bit Write Mode (REGMODE Set Low)




Note: Set 0 to the RMIF when this mode is used. If the RMIF is set to 1, read data for R0/B0 display will be in reverse control according to RLSB/BLSB bit settings.

			FIVITUS /	/ <b>1</b>	
Date Prepared :02/12/'09	SPECIFICATIONS	Total		Page	

(4) CPU Interface: 8-bit Mode (HOTYP[1] Set to 0, IFMODE[1:0] Set to 11, and RMWR Bit Set to 0)


### 1) Image Data



17

### 2) Command Data

- Batch Write Mode (REGMODE Set High)
  Use prohibited
- 8-bit Write Mode (REGMODE Set Low)



Note: Set 1 to the RMIF for the reverse control of read data for R0/B0 display with RLSB/BLSB bit settings in this mode.

(If RMIF is set to 0, the reverse control of read data for R0/B0 display with RLSB/BLSB bit settings will not be possible.)

		FMT0371
Date Prepared:02/12/'09	SPECIFICATIONS	Total Page 18
(5) Serial Interface (F	IOSTYP[1] Set to 1 and RMWR Bit Set to 0)	
1) Image Data Serial data  1st 2nd	3rd 4th 5th 6th 7th 8th 9th 10th 11th	
2) Command Data	R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 RAM Write Specification Command	G0   B5   B4   B3   B2   B1   B0
Serial data 1st 2nd	3rd 4th 5th 6th 7th 8th 9th 10th 11th 12th	<del>                                      </del>
L A7  • GRAM Write	A6 A5 A4 A3 A2 A1 A0 D7 D6 D5  Specification Command	D4   D3   D2   D1   D0
Serial data 1st 2nd  L A7	3rd     4th     5th     6th     7th     8th     9th     10th     11th     12th       A6     A5     A4     A3     A2     A1     A0     -     -     -	13th 14th 15th 16th 17th
	GRAM Write Specification (0Eh)	Disabled Data
bit setti (If RM	the RMIF for the reverse control of read data for R0/B0 ongs in this mode.  IF is set to 0, the reverse control of read data for R0/B0 di will not be possible.)	
ESTABLISHED REVI	SED http://shop3433306	6.taobao.com.


	SPECI
Date Prepared: 02/12/'09	

### SPECIFICATIONS


	FMT0371									
Total pages		Page	19							

(6) RGB Interface (RMWR Bit Set to 1)


1) RGB Interface: 18-bit Mode (RGBIF Bit Set to 0 and RMIF Bit Set to 0)




2) RGB Interface: 16-bit Mode (RGBIF Bit Set to 0 and RMIF Bit Set to 1)



3) RGB Interface: 6-bit Mode (RGBIF Bit Set to 1 and RMIF Bit Set to 0)



4) RGB Interface: 8-bit Mode (RGBIF Bit Set to 1 and RMIF Bit Set to 1)



			FMT037	71	
Date Prepared:02/12/'09	SPECIFICATIONS	Total pages		Page	20
·		-	-		_

### 6.1.6 Sequence

(1) GRAM Write Access


As shown in figure 6.1.6 (1), GRAM write access is performed at the address set cycle (for GRAM write specification) and the data cycle.

### [Explanation of Write Operation]

- 1) First, specify GRAM write (0Eh) at the address set cycle with the NADS set low. The address counter will be initialized at the rising edge of the NWR signal.
- 2) Execute GRAM write at the data cycle with the NADS set high.
  - Write will be executed at the rising edge of the NWR signal. Simultaneously, address count will be executed.
- 3) Hereafter, addresses will be automatically counted and write will be executed in the case of continuous access.
- 4) If the address set cycle is executed with the NADS set low during continuous access, GRAM access will be interrupted. To execute GRAM write again, take step 1) and specify GRAM write again.
  - \* The above is an explanation of the 80-series CPU interface at the rate of single transfer cycle per pixel.

### [Relationship with Interface Mode]

- GRAM address management is performed in units of pixels (18 bits).
- In 16-bit, 262000-color mode, 8-bit mode, or 9-bit mode, a single pixel is transferred with two accesses.
- If two accesses are required to transfer each pixel, do not interrupt the access while the pixel is being transferred, otherwise write will not be executed.



								FMT03	71	
Date Prepared :02/12/'09		SPE	CIFIC	CATIO	Total pages		Page	21		
As shown in fi specification): The first read of executed. [Explanation of	[Explanation of Read Operation]									
The addre 2) Execute C  • At the • The IC edge o • The de comm 3) Hereafter, continuou	<ol> <li>First, specify GRAM read (0Fh) at the address set cycle with the NADS set low.         The address counter will be initialized at the rising edge of the NWR signal.</li> <li>Execute GRAM read with the NADS set high and the NRD signal asserted.         <ul> <li>At the falling edge of the NRD signal at the first data cycle, dummy data will be read.</li> <li>The IC will internally execute the read command from the GRAM to the internal bus at the rising edge of the NRD signal.</li> <li>The desired data will be read at the falling edge of the NRD signal at and after the second read command executed.</li> </ul> </li> <li>Hereafter, addresses will be automatically counted and read will be executed repeatedly in the case of continuous access.</li> </ol>									e of
again. * The abo [Relationship of GRAM add • In 16-bit, 2 • If two access	cess will be we is an exp with Interfact lress manag 60000-colo	interrupt lanation of the Mode] thement is r mode, 8	ed. To exof the 80- performed bit mod	xecute GF -series CF ed in units e, or 9-bi	RAM read PU interfaces of pixel at mode, a	d again, tance at the s (18 bits) single pit	rate of sin	and speci gle transfe sferred wit	fy GRAM er cycle pe th two acco	read r pixel.
transferred.	M read spec	ification				Data	cycle			
NCS \	•									
NADS \										
NWR										
NRD (	GRAM read	\/					\			
one pixel	fication addr	ess Æ	annay.					,	_	
D** Internal GRAM read data	OFh Dummy	Dur	umi X	N	N )	+ 1	- 1 ) N +	N + 2	N + 3	N + 3
GRAM address	X	n	X	n + 1	\	n + 2	V	+ 3	n + 4	<u> </u>
h) Two time	RAM read cation addre	ss						,		
D**	0Fh	Du	nmy	\(\big \ N (1	st)	N (2	nd)	\(\bigg\ N+1 (1)	st)	N+1 (2nd)
Internal GRAM read data	Dummy				N	<b></b> \		N+1		N+2
GRAM address			n				n + 1	X	n -	+ 2
Fig. 6.1.6 (2)	RAM Reac	: I		:			ŧ		ŧ	;
FSTARLISHED REV	ISFD			ht	n·//shor	3433306	66 taobao	com		

			FMT037	71	
Date Prepared:02/12/'09	SPECIFICATIONS	Total pages		Page	22

### (3) Register Access

#### 1) Register Write

As explained in section 6.1.3 and section 6.1.4, the following two types of access methods are available. See these sections for details.

- 8-bit access mode, in which registers are accessed at the address set cycle and data write cycle.
- Register batch write mode, in which data is written with each address simultaneously at address set cycle.

### 2) Register Read

### 【 REGMODE set low 】

- 1) The target register is specified at the address set cycle with the NADS set low.
- 2) The NRD signal is asserted with the NADS set high and the read command is executed.




Fig. 6.1.6 (3) Register Read (REGMODE set low) (80 series)




Fig. 6.1.6 (4) Register Read (REGMODE set low) (68 series)

			FMT037	71	
Date Prepared:02/12/'09	SPECIFICATIONS	Total pages		Page	23

### [ REGMODE set high ]

If the REGMODE is fixed at high level, data will be simultaneously written when the target register is specified at the address set cycle.

Therefore, the address register (80h) is prepared for address setting. Execute the following steps.

- 1) Specify the address 80h with the NADS set low. Then write data on the address of the register to be specified to the address register.
- 2) Assert the NRD signal and execute the read command at the data cycle.




Fig. 6.1.6 (5) Register Read (REGMODE set high) (80 series)




Fig. 6.1.6 (5) Register Read (REGMODE set high) (68 series)

# Date Prepared:02/12/'09 SPECIFICATIONS Total pages — Page 24

### 6.2 GRAM (Graphic RAM)

### 6.2.1 GRAM Configuration

This IC has a built-in 138400-bit (240 × 18-bit RGB ×320) GRAM to store LCD data.

Each bit of the GRAM corresponds to each dot of the LCD to display data in a bitmap format.

Each pixel consists of 18 bits (6 bits each for RGB). The host specifies X and Y addresses to gain access pixel by pixel.

The source driver that drives the LCD panel reads data line by line at the horizontal cycle independent from the host's access to the GRAM. This is called display read. Display read is controlled by line addresses. The GRAM physically fully corresponds to the source driver output circuit. Therefore, the enabled range of the GRAM as shown below will be enabled by the output pins of the source driver in use. Access to areas outside the GRAM's enabled range will be executed but not reflected on the output of the source driver. The line address maximum value to be read will vary with the number of set outputs (GSL[2:0] bits) of the gate driver.




Fig. 6.2.1 GRAM Configuration1311

### 6.2.2 GRAM Address

X and Y addresses will specify each pixel when the host gains access to the GRAM.

When the read command is executed, line addresses specify each line.

The following graph shows the relationship of the X and Y addresses of the GRAM, source driver outputs, and line addresses with display read executed.

								X address								
	SDIR	0	0	1	2	3	4		234	235	236	237	238	239		
	SDIK	1	175	174	173	172	171		5	4	3	2	1	0		
		0													0	
		1													1	i
		2													2	-
ess															•	Line
address															•	address
> ~															•	res
	3	17													317	» ا
	3	18													318	
	3	19													319	
e :	i ti	YR														
Source	Output	YG	0	1	2	3	4		234	235	236	237	238	239		
Q.	- 0	YB		L												

( ) Each address is described in decimal for convenience.

Fig. 6.2.2 GRAM Addresses

ESTABLISHED	REVISED	http://shop34333066.taobao.com.

# Date Prepared:02/12/'09 SPECIFICATIONS

	FM103/1									
Total pages	_	Page	25							

### 6.2.3 GRAM Address Control Function

The IC has the following address control functions. It achieves display according to mounting direction of the LCD panel and variety of display in which, vertically and horizontally, upside down, or right and left reverse. Settings are made on each bit of the memory operation mode register.

Function	Control bit	Setting
Address count direction control (Within access assignment area)	ADIR	O: Address count in the direction of X     I: Address count in the direction of Y
X address increment direction (Within access assignment area)	XDIR	0: Normal (address increase from start point) 1: reverse (address decrease from end point)
Y address increment direction (Within access assignment area )	YDIR	Normal (address increase from start point)     Reverse (address decrease from end point)
Source driver shift direction (Driver output pin at X address at 0 to 239)	SDIR	0: Normal ( Driver output shift direction Y[R,G,B]00 to 239) 1:Reverse( Driver output shift direction Y[R,G,B]239 to 00 )

Notice This function is used when the data is written to the GRAM. Therefore it should be set before the GRAM is written. Otherwise the setting will not become effective.

Address Increment control function : XDIR, YDIR, ADIR

The following table shows each setting and the condition of GRAM address count.

ADIR	XDIR	YDIR	Schematic diagram
0	0	0	XAS XAE YAS YAS YAE
		1	XAS XAE
	1	0	XAS XAE YAS YAS
		1	XAS XAE YAS YAS

ADIR	XDIR	YDIR	Schematic diagram
1	0	0	XAS XAE YAS YAS YAE YAS YAE
		1	XAS XAE
	1	0	XAS ← XAE YAS ← Y
		1	XAS → XAE  YAS → ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑

The dot (•) in each diagram shows the start point.

Fig. 6.2.3 (1) GRAM Address Count

Source driver shift direction control (Control relations X address and driver output ) : SDIR To assign source driver output and GRAM X address relations.

- · At "0", GRAM (X address "0" to "239") correspond to source driver output ("0" to "239").
- · At "1", GRAM (X address "0" to "239") correspond to source driver output ("239" to "0").

Herewith, it can set address "00h" (X direction) position depending on driver packaging direction.

**SPECIFICATIONS** 

FMT0371

Total Page 26

Driver output No. — Source Dr 662 ··· I 0 00h, 01h ... EFh

Ooh, 01h ... EFh

Source Dr
Ooh, 01h ... EFh
X address

SDIR = 0 Setting

SDIR = 1 Setting

Fig 6.2.3 (2) Source driver shift direction setting

### 6.2.4 GRAM Access Control

Date Prepared: 02/12/'09

### (1) GRAM Access Operation

By specifying the size of the rectangular access area of the GRAM from the host, gaining access to the specified area in the GRAM for writing or reading data will be possible.

In the case of continuous access, automatic address count will start in the specified area in address count mode as specified in Section 6.2.3.

Address count will stop when the end address is reached.

Therefore, address initialization is required whenever a single screen is refreshed.

Address initialization is performed in the following cases.

- 1) CPU interface mode: When GRAM write command (0Eh) or GRAM read command (0Fh) is executed.
- 2) RGB interface mode: When the external vertical sync signal is input.

### (2) Specifying GRAM Access Range

The following two methods are available. The AEMODE bit is used for mode selection.

1) When AEMODE is set to 0:

The starting point of the access range is specified by XAS and YAS and the end address is specified by XAE and YAE as shown in figure 6.2.2 (2). Address count is performed in the method explained in Section 6.2.3.

XDIR set to 0: Increasing from XAS to XAE

XDIR set to 1: Decreasing from XAE to XAS

Note 1) XAS must be the same or less than XAE while YAS must be the same or less than YAE.

2) When AEMODE is set to 1:

The starting point of the access range is specified by XAS and YAS and the access width is specified by XAE and YAE as shown in figure 6.2.2 (3).

Set the access width minus 1 for XAE and YAE. Set 0 when gaining access to a single pixel only.

Address count is performed in the method explained in section 6.2.3.

XDIR set to 0: Increasing from XAS to XAS+XAE

XDIR set to 1: Decreasing from XAS+XAE to XAS

Note 2) In both cases, X addresses must be within the GRAM area corresponding to the available output range of the source driver while Y addresses must be between 00 and EFh.

\* If the conditions in Note 1 or Note 2 are not satisfied, the GRAM write command cannot be executed normally. When writing one dot, set both XAE and YAE to 00h.




Fig. 6.2.4 (1) AEMODE=0




Fig. 6.2.4 (2) AEMODE=1

 $(XAS + XAE, \, YAS + YAE)$ 

						FMT037	71	
Date Prepared :02	2/12/'09		SPECIFIC	ATIONS	Total pages		Page	27
This IC has  (1) Write D  Write C  count  If mult  includi  Write r  Note: The func	s a function  Data Mask is  data maskin  will be possible data as  ng the fina  mask is not  ction of thi	n to mask GRA Function in Uning is possible werformed norm excess modes (in 1 access cycle at executed if on 1 s pin is available	its of Pixels (WDM with the WDMSK pally. Including the serial needs to be masked	oin set high at the time of GRA interface mode) are used to exect.  an the final access is masked. (StAM clear, too.	M write ac	M write, the	case, add	
		Specify GRAM	write	GRAM write				
NCS		•	Mask cycle		Mask cycl	e →		
NADS								
NWR								
WDMSK			Mask		Mask			
D**		0Eh	N	N+1 N+2	N + 3	XXX	+ 4	
GRAM address			∭ n _	n+1 n+2	n + 3		+ 4	
Fig. 6.2.5 (	1) Write D	ata Mask 1	Addresse  Mask cycle	s increase normally.				
NADS -								
WDMSK _				The mask signal	must be inp	out within this	s range.	
WDM3K _ - D** _	0Eh	1st 2n		1st 2nd 1st 2nd	1st 2	and 1st		_
GRAM X		n	n + 1	n + 2	n + 4	l n	+ 5	
Fig. 6.2.5 (2	2) Write D	ata Mask 2	:	i				
NADS -			Mask cycle					
NADS NWR	. —							
WDMSK_				Not masked	with this si	gnal.		
D** _	() OEh	1st 2n	d 1st 2nd	1st 2nd 1st 2nd	1st 2	nd 1st	2nd	_
GRAM address		n	n + 1	n + 2	n + 4	l n	+ 5	_
Fig. 6.2.5 (3	) Not write	e data masked	:	:				
ECTADI ICHED	DEVI	CED		http://chap24222064	S tackes	com		
ESTABLISHED	REVI	SED		http://shop34333066	ว.เลบบล0.	COIII.		

### **SPECIFICATIONS** Date Prepared: 02/12/'09


FMT0371							
Total pages		Page	28				

### (2) Bit Mask Function

By setting the command register BMSK\* bit when writing GRAM data, the GRAM write data will be masked in units of bits.

Bit mask control can be set in units of R, G, and B bits independently.

The following example is a bit mask example with the IFMODE[1:0] set to 00 (at the time of 260000-color, 18 bits × single access)



No RGB data of masked bits will be written to the RAM when the BMSK\* bit of the control command is set to 1.

Fig. 6.2.5 (4) Bit Mask

### (3) Window Mask Function

When writing data to the GRAM, the write data within and outside the specified window on the LCD will be masked.

The window is specified by the mask area's X and Y start addresses (WMXS and WMYS) and end addresses (WMXE and WMYE).

With the WMMODE register is set to 0, the area within the window will be masked. With the WMMODE

register is set to 1, the area outside the window will be masked.

Note 1) The window mask area needs to be set inside the GRAM access area. See Section 6.2.4 (2).

Note 2) Do not reverse the magnitude relation between the start and end addresses. i.e.,  $XAS \le WMXS \le WMXE \le XAE$  (AEMODE is set to 0 in this example)  $YAS \le WMYS \le WMYE \le YAE$  (AEMODE is set to 0 in this example)

Note 3) The borderline of the specified window will be masked only when the WMMODE is set to 0.




Fig. 6.2.5 (5) Window Mask

ESTABLISHED **REVISED** http://shop34333066.taobao.com.

<sup>\*</sup> The write data mask function (WDMSK pin), the bit mask function, and window mask function can be used together. Each mask function will be in OR-process.

		FMT0371			
Date Prepared:02/12/'02  SPECIFICATIONS  Total pages — Page 29  6.2.8 Gradation LSB Generation Function (in 65000 Colors)  This IC displays gradation with pixels, each of which has 18 bits (consisting of six R bits, six G bits, and s B bits).	29				
This IC displ B bits). In 65000-col 16 bits (five	ays gradation with pixels, each of which has 18 bits (consorrinterface mode (with the RMIF bit set to 1), data from R bits, six G bits, and five B bits). The LSB of the R signs the R5 MSB data and B5 MSB data used. See below.	the host v	will be prov t of the B s	ided in b	locks of



R2

R3

R4

R5

The following diagrams show the status of the RLSB or BLSB.

G5

G4

G3

The following display data will appear according to RLSB[1:0] and BLSB[1:0] bit settings based on the data written to the RAM in 1).

G2

G1

G0

В5

В4

В3

•: GRAM data is output as it is.

R1

O: GRAM data is reversed and output.


R0

- Note: 1. Data processing is enabled when the RMIF bit is set to 1.
  - 2. Data processing is executed before alternation. Data after alternation shows processed alternation data.

В1

B0

B2



GRAM data is output as it is.GRAM data is reversed and output.

### 6.2.9 Display Data Reverse Function

With a command register DISPINV bit setting, displayed read data will be reversed and output from the GRAM

With the DISPINV set to 1, data reversion will be executed. This will be processed at the final output stage of the source driver after the displayed data is latched as explained in Section 6.2.7. Therefore, GRAM data is not influenced.

Display data is reversed according to the results of digital brightness adjustment (see Section 6.3.4) and gradation LSB image processing.

The display data reverse function is not available to the display all white command (see Section 6.3.1) or refresh white display. The LCD panel will be displayed all white in that case.

The function supports negative and positive reversed display and LCD display modes (normally white and normally black modes).

In normally black mode, the black and white polarities will be completely reversed. Therefore, the LCD panel will be displayed all black at the time of whole screen white display or refresh white display. With the DISPINV set to 0, the LCD display will be in normally white mode.

ESTABLISHED REVISED http://shop34333066.taobao.com.

# Date Prepared :02/12/'09 SPECIFICATIONS Total pages — Page 30

### 6.2.6 GRAM Clear Function

The IC has a GRAM clear function. RAM data will be automatically set to 1 and 0 by setting the RAMCLR bit to 1.

At that time, RGB data can be all set to 1 or 0 by the CLR\_COL bit setting.

Furthermore, the access area specification, window mask function, and bit mask function can be used together.

The RAM is cleared by using the clock of the built-in oscillation circuit (at 206.6 kHz). It required at maximum approx. 200 ms (i.e.,  $240 \times 320 \times 1/206.6$  kHz) to clear the whole screen.

This RAM clear time is determined by the GRAM access specification range.

After clearing the RAM, the RAM\_CLR bit will be automatically cleared and set to 0.

The operation in process will be canceled if the host sets 0 to the bit during clearing.

Note 1: Do not execute GRAM access while the RAM is being cleared, otherwise the GRAM value will not be guaranteed.

Note 2: During RAM clear execution, WDMSK pin = L is required. In this case, if WDMSK = H, Data mask function will active and content of GRAM are not updated.

### 6.2.7 Display Read Function

### (1) Display Data Latch

The stored display data in the GRAM is transferred to the latch circuit at the rate of one line per horizontal cycle and provided to the source driver. The display read operation is independent from the Host's access. Therefore, there will be no access limits imposed on the host.

### (2) Display Line Address

The GRAM display read operation is managed by line addresses.

The first line on the LCD and the address of the display start line are set by the command setting. Line addresses are counted from the address of the display start line and the count automatically increases at 1H intervals.

The number of displayed lines in the Y direction can be set to 220, 240, or 320 (with the GSL[2:0] bit to set the number of gate driver outputs).

The line address count will return to 00h (i.e., the display start line) when all the addresses corresponding to the number of displayed lines are counted.




Fig. 6.2.7 (1) Line Addresses and LCD

By controlling the address of the display start line, the vertical scroll function, for example, will be available.

(The address of the display start line is refreshed in synchronization with the vertical sync signal after the command is set.)




Fig. 6.2.7 (2) Display Start Line Address Setting and Vertical Scroll

### SPECIFICATIONS

	FMT037	71	
Total pages		Page	31

### 6.2.10 RGB Swap function


Date Prepared: 02/12/'09

By setting command register RGBSW bit (address 0Dh, D[3]), driver output of R and B is counterchanged when pixel of R and B is swapped at writing to GRAM.


The function in combination of SDIR function make use of driver packaging direction and color filter alignment possible. In addition, when GRAM read, the data which swapped at writing time return to its normal state as it is swapped reversely.

Notice This function is used when the data is written to the GRAM. Therefore it should be set before the GRAM is written.

Otherwise the setting will not become effective.



### 6.2.11 Display Data Processing Block Diagram



	SPECIFICATIONS
Date Prepared:02/12/'09	

FMT0371 Total 32 Page pages

### 6.3 Display Control Function

### 6.3.1 Display Mode Control

The following four display conditions are controlled with command register DISP [1:0] settings.

The commands explained below are executed in synchronization with the vertical sync signal after the commands are

(1) Display OFF (DISP: 00)

The IC stops driving the LCD.

Turn off the LCD when overwriting the GRAM, in order not to reflect setting changes such as power supply setting changes on the display, or for a shutdown sequence.

When the display off command is executed, the IC operates as explained below.

• The source driver will have high-impedance output.

- The high-level output of the gate driver will stop with the NOEV\* set high. (If the MN863485 is used in combination, the MN86348 will have VOFF- or VEE-level output.)
- With the VCOMEN\* set low, the AC of the opposite electrode will stop, and VCOMLvoltage will be output.

If the MN863485 is used in combination, the MN863485 will have output, the potential level of which will be intermediate VCOML potential.

Note: The oscillation circuit or power supply IC will not be stopped only by executing this command. The operational amplifier of the source driver will, however, stop.

(2) Display Whole White (DISP: 01)

The LCD will be driven so that the whole screen will be white regardless of the contents of the GRAM. This function is used to let the LCD discharge electricity before turning the display on or off during the setup or shutdown sequence.

The LCD displays white regardless of DISPINV bit settings.

The IC operates as described below with the display whole white command is executed.

- The source driver drives the white level (corresponding to 3F GRAM data). Specified alt5ernation driving is
- The gate driver is in normal operation, so is the alternative driving of the VCOM.
- (3) Normal Display (DISP: 10)

In normal display mode, the whole screen will be displayed normally.

(4) Partial Display (DISP: 11)

In this mode, the screen is partially displayed.

By reducing the drive area, the power consumption of the IC will be saved. The non-display area will be white. With an RFR bit setting, the non-display period will be regularly refreshed, when the display will be white. For details, see Section 6.3.2.

### 6.3.2 Partial Display Function

When the IC is in partial display mode, the screen will be partially displayed (driven) in the Y direction, which will suppress the current consumption.

The following display patterns are available.

In the non-display area, the output of the gate driver, the driving operation of the source driver, and the display read operation will stop.

The non-display area is regularly refreshed, when the display will be white.


The partial display function will be set by specifying the start point of a maximum of two non-display areas with MASKS1 and MASKS2 and the end point with MASKE1 and MASKE2. The refresh cycle of the non-display area is specified with RFR (to be refreshed per frame, or not refreshed, or refreshed at any time). Note 1) Satisfy the following conditions. MASKS1<MASKE1<MASKS2<MASKE2

Note 2) The MASK\* setting must be less than the number of displayed lines (i.e., 240, 220, or 192 lines according to the GSL[2:0] setting).

Note 3) MASKS1 and MASKE1 are used together and so are MASKS2 and MASKE2. When MASKE1 is set, all the other settings will be refreshed.

Note 4) The display read operation will stop, but line addresses will be counted normally. Therefore, the relationship between GRAM data and LCD display is the same as that in normal display mode.

Note 5) To set a single non-display area, set both MASKS2 and MASKE2 to FFh.



ESTABLISHED **REVISED** 

http://shop34333066.taobao.com.

# Date Prepared:02/12/'09 SPECIFICATIONS Total pages — Page 33

### 6.3.3 Partial Scroll Function

By the control of the address of display start line as explained in Section 6.2.7, the vertical scroll function is available. In that case, the whole area of the GRAM will be the subject of scroll control.

By using the partial scroll function, the display area will be scrolled except some portions (such as the antenna mark portion), which will remain unchanged.

The following partial scroll settings are possible.

If the partial scroll specify bit SCRON is set to 0:

When the scroll area start specify bit SCRS, scroll area end bit SCRE, and scroll number bit SCRN are set, the settings will be reflected and executed at the vertical cycle after the SCRON bit is set to 1.

If the partial scroll specify bit SCRON is set to 1:

When the scroll area start specify bit SCRS or scroll area end bit SCRE or scroll number bit SCRN is set, the setting will be reflected and executed at the next vertical cycle.

When setting SCRS, SCRE, and SCRN bits in sequence over the vertical sync period, any bits executed after the vertical sync period (i.e., at the falling of the NVSYNCO) will not be reflected until the next vertical sync period is over.


Note 1) Make GSL[2:0] settings for the number of displayed lines (320, 240, or 220) to satisfy the following conditions.

SCRS < SCRE

 $SCRE - SCRS \ge SCRN > Number of display lines$ 

The display of the LCD will not be guaranteed unless the following condition is satisfied. Display start line address LAS  $\leq$  Scroll start address SCRS

- Note 2) This function is used to control display line addresses. Therefore, the status of LCD display varies with the setting for the address of display start line.
- Note 3) The partial display function explained in the previous section is not in any control of line addresses. The partial display function can be used together with the partial scroll function. As for display, the partial display function will take precedence. Therefore, the non-display area will be white.



This chart shows the relationship between GRAM data and display read performance in display state 2 in figure (1).

Fig. 6.3.3 (2) GRAM Data and Line Addresses in Partial Scroll Display on LCD

# Date Prepared:02/12/'09 SPECIFICATIONS Total pages — Page 34

### 6.3.4 Digital Brightness Adjustment Function

With the color adjustment commands executed by addresses 28h to 2Ah, brightness adjustments to R image data, G image data, and B image data can be made digitally respectively.

The set values in the RADJ[5:0], GADJ[5:0], and BADJ[5:0] registers are added to or subtracted from display read data from the GRAM and the data will be provided to the source driver.

The result of addition or subtraction will be a maximum of 00h or a minimum of 3Fh regardless of whether the actual value is larger than 3Fh or smaller than 00h.

This command enables brightness and white balance adjustments to displayed images.

### 6.3.5 Sync Control with Host

This IC supports moving images. Therefore, the IC has an external vertical sync mode, where the operation of the IC is in synchronization with the VSYNC supplied externally.

### (1) Switching to External Vertical Sync

The IC will be set to external vertical sync mode by setting 1 to the VSYMODE.

After the command is set, the switching of the mode is detected by the internal vertical sync signal. Then the mode will be switched.

After the mode is switched, external VSYNC input will reset the vertical counter and the IC operates in new mode.

Therefore, as shown below, it is necessary to wait for two frames to go to external vertical sync mode. While the IC is in external vertical sync mode, the blanking period will continue and the LCD will not be driven unless the external VSYNC signal is input.




Fig. 6.3.5 Vertical Sync Switching (from Internal to External Vertical Sync)

### (2) Switching to Internal Vertical Sync

Again, it is necessary to wait for two frames to go to internal vertical sync mode from external mode.

Note) After the command is set, it is necessary to provide the external vertical sync single for a minimum of 1V period, otherwise the switching of the vertical sync mode will not be detected. Therefore, the display on the panel will stop.




Fig. 6.3.5 Vertical Sync Switching (from External to Internal Vertical Sync)

ESTABLISHED	REVISED	http://shop34333066.taobao.com.
ESTI IBEISTIES	TE VISED	mit was per recession and a second

e Prepared :02/12/'09	SI Len ic	CATIONS	Total pages		Page	3
When the IO satisfy the f	p between LCD (Display R C is in external vertical syn following conditions in con- ages will be displayed.	c mode, set the follo	wing lower limit			
	etion Time < Display Read wo display read lines is req		Time margin			
• RAM write comp	pletion time = Write start ti	me + Number of wr	itten lines × 1-line	e write time	2	
	Number of writ	ten pixels per line $\times$ (1/R	AM write speed) + Ho	orizontal write	blanking p	eriod
Display read con	npletion time – Margin tim	$\underline{e} = (240 + B_{\underline{ack poi}})$	$\underline{ch} - 2) \times \underline{1 \text{-line d}}$	isplay read	time	
	2 lines	16	Number of 1H cloc	k pulses × (1/0	Oscillator fr	equenc
<ul> <li>Number of written p</li> <li>Horizontal write bla</li> <li>Number of 1H clock</li> <li>Oscillator frequency</li> </ul>	inking period: 0 is: 12 clocks (with	h HCNT set to 0B)				
RAM write speed > 32	$0 \times 240 \text{ pixels/} \{(320 + 16 - 2) \text{ line}$	es × 12 clock pulses × (1/	206.6 kHz × 1.1) – 0.0	02 ms} = Appr	rox. 3.15 M	Hz
RAM write speed > 32	0 ×240 pixels/{(320 + 16 – 2) line	es × 12 clock pulses × (1/	206.6 kHz × 1.1) – 0.0		rox. 3.15 M	
	0 ×240 pixels/{(320 + 16 – 2) line	es × 12 clock pulses × (1/			ntor frequence	
240 RAM v	vrite speed		+1	Oscilla	ntor frequence	
240 RAM v at 10 M	vrite speed	RAM w	+1	Oscilla	ntor frequence	
240 RAM v	vrite speed	RAM w	+1	Oscilla	ntor frequence	
240 200 RAM v at 10 M	vrite speed	RAM w	+1	Oscilla	ntor frequence	
240 200 RAM v at 10 M 210 120	vrite speed	RAM w	+1	Oscilla	ntor frequence	
240 200 RAM v at 10 M	vrite speed	RAM w	+1	Oscilla	ntor frequence	
240 200 RAM v at 10 M 210 120	vrite speed	RAM w	+1	Oscilla 10% 206.6 k	ntor frequence	
240 200 RAM v at 10 M 210 120 80 40	vrite speed	RAM w	tite speed at Hz	Oscilla 10% 206.6 l	ntor frequence	
240 200 RAM v at 10 M 210 120 80	vrite speed HHz	RAM w	tite speed at Hz	Oscilla 10% 206.6 k	kHz -10%	

http://shop34333066.taobao.com.

ESTABLISHED REVISED

FMT0371

# Date Prepared :02/12/'09 SPECIFICATIONS Total pages — Page 36

### 6.3.6 Built-in Oscillation Circuit

This IC has a built-in oscillation circuit that generates display clock pulses as reference for the display control system and voltage step-up clock pulses for the power supply IC.

This oscillation circuit does not require any external parts, such as capacitors or resistors. The standard oscillator frequency is 206.6 kHz.

The oscillation is under ON/OFF (1: ON; 0: OFF) control by the command register OSCON bit. The oscillation is by default turned off.

### 6.3.7 Control of Horizontal Cycle and Vertical Cycle

The above display clock is used to control the horizontal cycle (H cycle) and vertical cycle (V cycle). The H cycle and V cycle are adjustable with the command register HCNT[4:0] and VCNT[9:2].

### (1) H Cycle Settings

By making H cycle adjustments, the driving period (i.e., LCD panel charging period) of the source driver will be adjusted.

The period is adjustable between a period of 8 clock pulses and 24 clock pulses in 1-clock-pulse increments. The initial value is 12 clock pulses (with the HCNT set to 0B).

Therefore, 1H period is adjustable between  $38.7~\mu s$  and  $116.2~\mu s$ . The initial value is  $58.1~\mu s$ , provided that the standard oscillator frequency is applied.

In external sync mode, the following time conditions must be kept.

Desired H cycle  $\times$  (Preset number of gate driver output pins + 8H) < V cycle period

[Calculation example ; H cycle setting]

Use external V sync mode with V cycle: 60 Hz, Gate Driver output: 240 line,

(i.e., oscillator frequency variation 10 %)

In 1 H clock value  $< (206.6 \text{ kHz} \times 0.9) / [60 \text{ Hz} \times (240 + 8) \text{ line}] = 12.5$ 

therefore, it requires under 12 clock setting.

Make an optimum H cycle period setting in consideration of the LCD's pixel load characteristics and the source driver's current capacity setting.

### (2) V Cycle Settings

By making V cycle adjustments, the frame frequency will be adjusted. If the display quality of the LCD is kept, the power consumption of the system can be saved by reducing the frame frequency.

If the frame frequency is reduced, however, the image quality will be adversely affected. Therefore, fully evaluate the circuit design.

sThe V cycle set bit VCNT will be enabled only in internal sync mode. The VCNT set value will be ignored when the IC is in external sync mode.

In internal sync mode, the fol lowing condition must be kept.

 $(VCNT [9:1] + 1) \times 4$ ; as line value in 1 V cycle.

It is possible to set the V cycle to a maximum of 1024H in 4H increments. It is, however, necessary to set the preset number of gate driver output pins plus a minimum of 8H lines. The value is by default set to 300H (i.e., the VCNT[9:2] set to 4Ah).

[Calculation example ; V cycle setting]

Use internal V sync mode, set H cycle = 12 clock (HCNT = OB) and V cycle = 60 Hz.

(i.e., calculate oscillator frequency = 206.6kHz)

In 1 V line value = (206.6 kHz / 12 clock) / 60 Hz = 286.9 line.

It is able to choose 284 line case or 288 line, as setting is per 4 line.

284 line case, VCNT set to 284 / 4 - 1 = 70, VCNT = 46 h.

FMT0371						
Total pages		Page	37			

### 6.4 LCD Drive Control

Date Prepared :02/12/'09

### 6.4.1 LCD Drive Signal Generation

The following signals are generated to drive the LCD. Figures 6.4.1 (1) to (4) show the generation timing of each drive signal.

(): Internal signal

Function	Control signal	Description of control	Command set bit
Transfer of source driver data	(LD)	Used to transfer display read data from the GRAM to the source driver.	-
Control of drive/stop	(NOEH)	Used to control the drive/stop timing of the source driver within a 1H period.	OEHA/OEHN
timing of source driver		Used to control the drive/stop timing of the source driver at the V cycle.  1) Starts the source driver 1H before the display period.  2) Controls the extension of the drive period after the display period completes in order to stabilize the potential of the source line during vertical blanking.	OEHON/OEHE GSL/MASK** /RFR
		The impedance of the output pin will be high while the source driver is not in driving operation.	AMPON
Generation of gate STV*		Used to output the display start position of the gate driver start pulse.	=
driver drive signal	CKV*	Used to generate the gate driver shift clock.  The clock will be continuously output during the vertical period.	CKVPW
Control of gate	NOEV *	NOEV * Used to control the output prohibit timing of the gate driver within a 1H period.	
Used to control the output prohibit timing of the gate dri at the V cycle.  1) Stops output from lines other than that for the display period.		Stops output from lines other than that for the display period.     Prohibits the output of the non-display period according	GTYP/MASK** /RFR
AC control of	POL*	Used to specify the alternation polarity of the VCOM.	FRPOL
opposite electrode (VCOM)	VCOMEN*	Used to control the drive/stop timing of the VCOM at the V cycle.  1) Starts driving the VCOM 1H before the display period. 2) Controls the extension of the drive period after the display period completes.	VCOMON /VCOME

Note) The STV\*, CKV\*, and POL\* signals are continuously output without interruption simultaneously with the oscillation of the internal oscillation circuit. These signals will stop when the internal oscillation circuit stops operating.

# SPECIFICATIONS Total

Date Prepared:02/12/'09

Total Page 38

FMT0371


### 6.4.1 Relationship between display timing and host writing at RGB interface

External vertical sync signal input (cmd\_11h=80h) should be used at RGB interface and supply vertical sync signal from VSYNCI.

This setting make writing from host and LCD display synchronize. Moreover, GRAM address will be initialized by external vertical sync signal input at RGB interface, writing from host cannot operate without input the external vertical sync signal.

H-signal is created by internal OSC and resister value of number of 1H-clock, so external H-signal is no need. With following figures 6.4.2 ~ , the description of usage shows on next page.

Condition: 1H =12 clock (cmd\_1Eh=0Bh) / 240 line display (cmd\_20h[7:5] = "111")



# Date Prepared:02/12/'09 SPECIFICATIONS

FMT0371

Total Page 39

Following condition ( ~ ) should be satisfy at RGB interface.

Condition: 1H =12 clock (cmd\_1Eh=0Bh) / 240 line display (cmd\_20h[7:5] = "111")

Limitation in order to complete initialize GRAM address and V-timing of LCD display by external vertical sync signal.

Pulse width of external vertical sync signal.

tpwvsyl : need over 2H period MIN should be 0.13 ms

Relation of external vertical sync signal and host writing start / complete time.

tsvsyn : over 15  $\mu$ s tHvsyn : over 10  $\mu$ s

Limitation in order to prevent display distarbance by collision of Host-write-timing and display-read-timing.

Set to YDIR = ADIR = 0

Start writing before display and

complete writing before the first line on the LCD display.

teowfl: Operate within 0.84 ms (MIN)

Complete writing before the last line on the LCD display

teowll: Operate within 13.46 ms (MIN) [when oscillate clock has + 10%]

Limitation in order to display all lines within 1V period of the external vertical sync.

Keep 1 vertical period that enable to display all lines, in consideration of variation of the oscillation frequency.

teop: Keep more than 8H period (16.1ms [MIN])

NOTE) After LCD vertical cycle action initialized by external vertical sync signal, the control of LCD horizontal cycle is operated by internal oscillator clock based on 1 H clock. Therefore there is no need to provide horizontal sync signal.

After writing address from host to GRAM initialized by external vertical sync signal, writing address from host to GRAM can automatically count every accesses according to the indicated writing address area. (This operation is unrelated LCD display)

When interrupting GRAM-write, RGBENA should be once inactivated (RGBENA = L)

(Ex, vertical blanking provide in line unit at writing)

When RGBCK is supplied as RGBENA = H, the data will be accepted and updated GRAM data and address.

[Description of symbols in figure 6.4.2]

Figure 6.4.2

tpwvsyl (end of display): "L" pulse width which need to External vertical sync signal "NVSYNCI" signal. This require 2 H period out

of minimum display.

Minimum value : 0.129 ms (Oscillator clock = -10%)

teod (end of display) : End of display time from Vertical sync signal

When 240 line display sets, 1H period x (16 or 17 line + 240 line)

Maximum value: 16.586 ms (Oscillator clock = -10%)

display\_VBP : A period from vertical sync signal to display start. The horizontal cycle controlled at Oscillator clock is 16

to 17 H

Figure 6.4.2

teowfl (end of writing 1st line) : Writing completed time at the first HOST line. Complete before display first line drives.

Minimum value: 0.84 ms (Oscillator clock = +10%)

teowll (end of writing last line) : Writing completed time at the last HOST line. Complete before display last line drives.

Minimum value : 13.46 ms (Oscillator clock = +10%)

tsvsyn (VSYNC set-up time) :VSYNC input set up time for starting data transfer. Keep more than 15 µs.

thvsyn (VSINC hold time) :VSYNC input hold time for ending data transfer to VSYNC input Keep more than 10 µs.

Figure 6.4.2


tser (Enable set-up time): RGBENA signal set up time for RGBCK Keep the regulation value in the product standards
ther (Enable hold time): RGBNA sygnal hold time for RGBCK Keep the regulation value in the product standards
tsrd (Data set-up time): Data Input set up time for RGBCK Keep the regulation value in the product standards


 three (Data hold time):
 Data hold time for RGBCK
 Keep the regulation value in the product standards


 Host\_HBP:
 Back porch period of H cycle that writing into HOST. There is no regulation


 Host\_HFP:
 Front porch period of H cycle that writing into HOST. There is no regulation

ESTABLISHED REVISED http://shop34333066.taobao.com.









# Date Prepared:02/12/'09 SPECIFICATIONS

FMT0371

Total Page 44

### 6.5 Source Driver Operation Setting

### 6.5.1 Gradation/Binary Drive Mode

The source driver has a 6-bit DAC for 64-step RGB gradation drive control. If gradation display is not required, binary driving will be possible. At the time of binary driving, the static current flowing to the operational amplifier of the DAC circuit of the above source driver and the internal resistor (i.e., VREF resistor) for gradation voltage generation will be stopped, which will save the power consumption of the system.

By setting the COL bit of the driver operation setting 2 register to 0, the IC will be in binary drive mode. The IC will use only R5, G5, and B5 data for display, and any other data will be ignored when the IC is in binary mode. The source driver will drive the LCD by using only MSB bit of each RGB pixel of the GRAM while the IC is in binary drive mode. After this command is set, the command will be executed in synchronization with the V sync signal.

#### 6.5.2 Separation of VREF Resistor

As explained above, when the IC is in binary drive mode, the VREF resistor for gradation voltage generation is separated for static current suppression. At the time of gradation driving, VREF resistor separation during the V blanking period will be possible. The VREF resistor will be separated by setting 0 to the RSWON bit of the driver operation setting 2 register. The VREF resistor will be automatically connected before the LCD starts display. When using this mode, the panel load will influence the quality of display. Check the quality of display on the actual panel before applying the IC to the products.

### 6.5.3 Source Driver Driving Output

1) Source Driver Driving Capacity Adjustments

The driving capacity of the source driver is adjusted by the SAMP[2:0] bits of the driver operation setting 2 register. (See table below.) When the bits are set to 000, the source driver will stop driving. (The value is by default set to 011.)

The necessary drive capacity is influenced by the panel load. Check the display quality on the actual panel before applying the IC to the products.

SAMP[2:0]	Capacity
000	Stop
001	Low
010	Between low and medium
011	Medium
100	Between medium and high
101	High
110	Prohibited
111	Prohibited

2) Polarity of Source Driver Output, Obtaining Gamma Characteristics, and Polarity Based on VCOM Stored data in the GRAM will be reversed in the polarity reverse circuit so that the polarity will be opposite to the polarity of POL\*signals.

At the time of normal display with DISPINV set to 0,

when POL\* is set low, normal output will be turned on: No GRAM data bit change (i.e., the 3Fh bit will be output as 3Fh bit and the 00h bit will be output as the 00h bit);

when the POL\* is set high, reversed output will be turned on: GRAM data will be reversed and output so that the 3Fh bit will be the 00h bit and the 00h bit will be the 3Fh bit.

At the time of reverse display with DISPINV set to 1,

when POL\* is set low, reversed output will be turned on: GRAM data will be reversed and output so that the 3Fh bit will be the 00h bit and the 00h bit will be the 3Fh bit;

when the POL\* is set high, normal output will be turned on: No GRAM data bit change (i.e., the 3Fh bit will be output as 3Fh bit and the 00h bit will be output as the 00h bit).

Gamma characteristics will not be influenced by the DISPINV.

When the POL polarity is normal (i.e., POL\* is set low), signals will be converted into analog values in the gamma circuit (D/A conversion circuit) according to the gamma characteristics of the GMPn (n is set between 1 and 62) and output from the source driver.

When the POL polarity is reversed (i.e., POL\* is set high), the signals are output from the source driver according to the gamma characteristics of the GMNn (n is set between 1 and 62).

As for gamma characteristics, refer to Section 6.5.4.

The information here is provided on condition that the POL\* is the same as the VCOM in polarity.

If the DISPINV is set to 0 and host input data is 00h (black), the GRAM data will be displayed as follows when the polarity is normal:

GRAM data 00h => After conversion: 00h => With VREFH selected, VCOM: Displayed black on the LCD at the VCOML potential.

When the polarity is reversed,

GRAM data 00h => After conversion: 3Fh => With VREFL selected, VCOM: Displayed black on the LCD at the VCOMH potential.

With the DISPINV set to 1,

At the time of normal operation after conversion: 3Fh => With VREFL selected, VCOM: Displayed white on the LCD at the VCOML potential.

When the polarity is reversed,

At the time of reverse operation after conversion: 00h => With VREFH selected, VCOM: Displayed white on the LCD at the VCOMH potential.

The DISPINV is disabled for refresh white display while in partial display mode.

http://shop34333066.taobao.c	com
------------------------------	-----

Date Prepared:02/12/'09

### **SPECIFICATIONS**

	FMT0371						
Total pages		Page	45				

#### 6.5.4 Gamma Correction Function


#### (1) Gamma Adjustment Command

The 62 gamma adjustment commands in addresses 31h to 6Eh make it possible to make gamma adjustments to the 1- to 62-step gradation voltages. (Here, gradation 0 and gradation 63 are fixed at the VREFH or VREFL.)

Eight gamma adjustments are possible for the positive drive and negative drive of each gradation step.

#### (2) Built-in Resistor for Gamma Correction

The output voltage of the IC is determined by the externally input VREFH, VREFL, gamma selector value, and input data value in the following gamma adjustment circuit.



The output voltage of the gamma adjustment circuit is determined by the formula shown in table 6.5.4 according to the selector value (see note 1). Resistive divider is applied to the internal circuit of the IC. Therefore, it is recommended to apply low-impedance voltage input into the VREFH and VREFL pins by using an operation amplifier.

The separation switch will separate the resistor in the gamma adjustment circuit, thus cutting the current flow between the VREFH and VREFL and saving power consumption.

#### -Note 1) —

The following condition must be kept when applying voltage to the VREFH and VREFL.

 $V_{REFH} \geq V_{REFL}$ 

Fix the VREFH and VREFL voltages during operation of the IC.

Fig. 6.5.4 Built-in Resistor for Gamma Correction

FMT0371						
Total pages		Page	46			

(3) Relationship of Gamma Selector Value, Input Data, and Output Voltage

Date Prepared :02/12/'09

Table 6.5.4 Relationship of Gamma Selector Value, Input Data, and Output Voltage

Input	Grada	1 able 6.5.4 Relationship of Gamma Selector Value, Input Data, and Output Voltage  Output voltage calculation formula									
	tion Poten										
Data	tial					6MPn[2:0], GMNn[2:0] n=1	,				
		0	1	2	3	(criterion)	5	6	7		
00h 01h	V <sub>0</sub>	V <sub>R01</sub> -V <sub>RHL</sub> × 4/100	V V w 2/100	V <sub>R01</sub> -V <sub>RHL</sub> × 2/100	V <sub>R01</sub> -V <sub>RHL</sub> × 1/100	VREFH VR01=VREFL+VRHL × 0.96539	V V w 1/100	V V w 2/100	V V × 2/100		
01h 02h	V1 V2	VR01-VRHL × 4/100 VR02-VRHL × 4/70	V <sub>R01</sub> -V <sub>RHL</sub> × 3/100 V <sub>R02</sub> -V <sub>RHL</sub> × 3/70	VR01-VRHL × 2/100 VR02-VRHL × 2/70	VR01 - VRHL × 1/100 VR02 - VRHL × 1/70	VR01=VREFL+VRHL × 0.90539 VR02=VREFL+VRHL × 0.93180	V <sub>R01+</sub> V <sub>RHL</sub> × 1/100 V <sub>R02+</sub> V <sub>RHL</sub> × 1/70	V <sub>R01+</sub> V <sub>RHL</sub> × 2/100 V <sub>R02+</sub> V <sub>RHL</sub> × 2/70	V <sub>R01+</sub> V <sub>RHL</sub> × 3/100 V <sub>R02+</sub> V <sub>RHL</sub> × 3/70		
03h	V3	VR03-VRHL × 4/60	VR03-VRHL × 3/60	VR03-VRHL × 2/60	VR03-VRHL × 1/60	VR03=VREFL+VRHL × 0.90285	VR03+VRHL × 1/60	VR03+VRHL × 2/60	VR03+VRHL × 3/60		
04h	V4	Vr04-VrHL × 4/55	VR04-VRHL × 3/55	Vr04-VrHL × 2/55	VR04-VRHL × 1/55	VR04=VREFL+VRHL × 0.87212	VR04+VRHL × 1/55	VR04+VRHL × 2/55	VR04+VRHL × 3/55		
05h	V5	VR05 - VRHL × 4/55	VR05 - VRHL × 3/55	VR05 - VRHL × 2/55	VR05-VRHL × 1/55	VR05=VREFL+VRHL × 0.84357	V <sub>R05+</sub> V <sub>RHL</sub> × 1/55	VR05+VRHL × 2/55	VR05+VRHL × 3/55		
06h	V6 V7	VR06-VRHL × 4/55 VR07-VRHL × 4/60	VR06-VRHL × 3/55 VR07-VRHL × 3/60	VR06-VRHL × 2/55 VR07-VRHL × 2/60	VR06-VRHL × 1/55 VR07-VRHL × 1/60	VR06=VREFL+VRHL × 0.81978 VR07=VREFL+VRHL × 0.79502	VR06+VRHL × 1/55 VR07+VRHL × 1/60	VR06+VRHL × 2/55 VR07+VRHL × 2/60	VR06+VRHL × 3/55 VR07+VRHL × 3/60		
07h 08h	V7 V8	VR07 - VRHL × 4/60 VR08 - VRHL × 4/70	VR07-VRHL × 3/60 VR08-VRHL × 3/70	VR07 - VRHL × 2/60 VR08 - VRHL × 2/70	VR07-VRHL × 1/60 VR08-VRHL × 1/70	VR07=VREFL+VRHL × 0.79302 VR08=VREFL+VRHL × 0.77361	VR07+VRHL × 1/60 VR08+VRHL × 1/70	VR07+VRHL × 2/60 VR08+VRHL × 2/70	VR08+VRHL × 3/70		
09h	V9	VR09-VRHL × 4/80	VR09-VRHL × 3/80	VR09 - VRHL × 2/80	VR09-VRHL × 1/80	VR09=VREFL+VRHL × 0.75426	VR09+VRHL × 1/80	VR09+VRHL × 2/80	VR09+VRHL × 3/80		
0Ah	V10	VR10-VRHL × 4/90	VR10-VRHL × 3/90	VR10-VRHL × 2/90	VR10-VRHL × 1/90	VR10=VREFL+VRHL × 0.73785	VR10+VRHL × 1/90	VR10+VRHL × 2/90	VR10+VRHL × 3/90		
0Bh	V11	VR11 - VRHL × 4/95	VR11 - VRHL × 3/95	VR11 - VRHL × 2/95	VR11-VRHL × 1/95	VR11=VREFL+VRHL × 0.72244	VR11+VRHL × 1/95	VR11+VRHL × 2/95	VR11+VRHL × 3/95		
0Ch	V12	V <sub>R12</sub> -V <sub>RHL</sub> × 4/100	V <sub>R12</sub> -V <sub>RHL</sub> × 3/100	V <sub>R12</sub> -V <sub>RHL</sub> × 2/100	V <sub>R12</sub> -V <sub>RHL</sub> × 1/100	V <sub>R12</sub> =V <sub>REFL</sub> +V <sub>RHL</sub> × 0.70671	V <sub>R12+</sub> V <sub>RHL</sub> × 1/100	V <sub>R12+</sub> V <sub>RHL</sub> × 2/100	V <sub>R12+</sub> V <sub>RHL</sub> × 3/100		
0Dh 0Eh	V13 V14	VR13-VRHL × 4/110 VR14-VRHL × 4/110	VR13-VRHL × 3/110 VR14-VRHL × 3/110	VR13-VRHL × 2/110 VR14-VRHL × 2/110	VR13-VRHL × 1/110 VR14-VRHL × 1/110	VR13=VREFL+VRHL × 0.69345 VR14=VREFL+VRHL × 0.68186	VR13+VRHL × 1/110 VR14+VRHL × 1/110	VR13+VRHL × 2/110 VR14+VRHL × 2/110	VR13+VRHL × 3/110 VR14+VRHL × 3/110		
0Fh	V14 V15	VR14- VRHL × 4/110 VR15- VRHL × 4/120	VR14- VRHL × 3/110 VR15- VRHL × 3/120	VR15-VRHL × 2/110	VR15-VRHL × 1/110	VR15=VREFL+VRHL × 0.66979	VR15+VRHL × 1/110	VR15+VRHL × 2/110	VR15+VRHL × 3/120		
10h	V16	VR16-VRHL × 4/120	VR16-VRHL × 3/120	VR16-VRHL × 2/120	VR16-VRHL × 1/120	VR16=VREFL+VRHL × 0.65847	VR16+VRHL × 1/120	VR16+VRHL × 2/120	VR16+VRHL × 3/120		
11h	V17	VR17-VRHL × 4/130	VR17-VRHL × 3/130	VR17-VRHL <b>x</b> 2/130	VR17-VRHL <b>x</b> 1/130	VR17=VREFL+VRHL × 0.64742	VR17+VRHL × 1/130	VR17+VRHL × 2/130	VR17+VRHL × 3/130		
12h	V18	VR18 - VRHL × 4/140	VR18-VRHL × 3/140	VR18-VRHL × 2/140	VR18-VRHL × 1/140	VR18=VREFL+VRHL × 0.63791	VR18+VRHL × 1/140	VR18+VRHL × 2/140	VR18+VRHL × 3/140		
13h	V19	VR19-VRHL × 4/150	VR19-VRHL × 3/150	VR19-VRHL × 2/150	VR19-VRHL × 1/150	VR19=VREFL+VRHL × 0.62916	VR19+VRHL × 1/150	VR19+VRHL × 2/150	VR19+VRHL × 3/150		
14h 15h	V20 V21	V <sub>R20</sub> -V <sub>RHL</sub> × 4/160 V <sub>R21</sub> -V <sub>RHL</sub> × 4/160	V <sub>R20</sub> -V <sub>RHL</sub> × 3/160 V <sub>R21</sub> -V <sub>RHL</sub> × 3/160	V <sub>R20</sub> -V <sub>RHL</sub> × 2/160 V <sub>R21</sub> -V <sub>RHL</sub> × 2/160	V <sub>R20</sub> -V <sub>RHL</sub> × 1/160 V <sub>R21</sub> -V <sub>RHL</sub> × 1/160	V <sub>R20</sub> =V <sub>REFL</sub> +V <sub>RHL</sub> × 0.61981 V <sub>R21</sub> =V <sub>REFL</sub> +V <sub>RHL</sub> × 0.61281	V <sub>R20+</sub> V <sub>RHL</sub> × 1/160 V <sub>R21+</sub> V <sub>RHL</sub> × 1/160	V <sub>R20+</sub> V <sub>RHL</sub> × 2/160 V <sub>R21+</sub> V <sub>RHL</sub> × 2/160	V <sub>R20+</sub> V <sub>RHL</sub> × 3/160 V <sub>R21+</sub> V <sub>RHL</sub> × 3/160		
16h	V21	VR22-VRHL × 4/160	VR22-VRHL × 3/160	VR22-VRHL × 2/160	VR22-VRHL × 1/160	VR22=VREFL+VRHL × 0.60476	VR22+VRHL × 1/160	VR22+VRHL × 2/160	VR22+VRHL × 3/160		
17h	V23	VR23-VRHL × 4/160	VR23-VRHL × 3/160	VR23-VRHL × 2/160	VR23-VRHL × 1/160	VR23=VREFL+VRHL × 0.59755	VR23+VRHL × 1/160	VR23+VRHL × 2/160	VR23+VRHL × 3/160		
18h	V24	VR24 - VRHL × 4/170	VR24 - VRHL × 3/170	VR24-VRHL × 2/170	VR24 - VRHL × 1/170	VR24=VREFL+VRHL × 0.59029	VR24+VRHL × 1/170	VR24+VRHL × 2/170	VR24+VRHL × 3/170		
19h	V <sub>25</sub>	VR25 - VRHL × 4/180	VR25 - VRHL × 3/180	VR25-VRHL × 2/180	VR25 - VRHL × 1/180	VR25=VREFL+VRHL × 0.58331	VR25+VRHL × 1/180	VR25+VRHL × 2/180	VR25+VRHL × 3/180		
1Ah	V26	VR26 - VRHL × 4/190	VR26 - VRHL × 3/190	VR26-VRHL × 2/190	VR26-VRHL × 1/190	VR26=VREFL+VRHL × 0.57643	VR26+VRHL × 1/190	VR26+VRHL × 2/190	VR26+VRHL × 3/190		
1Bh 1Ch	V27 V28	VR27 - VRHL × 4/190	VR27 - VRHL × 3/190	VR27-VRHL × 2/190	VR27 - VRHL × 1/190	VR27=VREFL+VRHL × 0.57074 VR28=VREFL+VRHL × 0.56439	VR27+VRHL × 1/190 VR28+VRHL × 1/190	VR27+VRHL × 2/190	VR27+VRHL × 3/190		
1Dh	V28 V29	VR28 - VRHL × 4/190 VR29 - VRHL × 4/200	VR28-VRHL × 3/190 VR29-VRHL × 3/200	VR28-VRHL × 2/190 VR29-VRHL × 2/200	VR28-VRHL × 1/190 VR29-VRHL × 1/200	VR28=VREFL+VRHL × 0.56439 VR29=VREFL+VRHL × 0.55778	VR28+VRHL × 1/190 VR29+VRHL × 1/200	VR28+VRHL × 2/190 VR29+VRHL × 2/200	VR28+VRHL × 3/190 VR29+VRHL × 3/200		
1Eh	V30	VR30 - VRHL × 4/210	VR30 - VRHL × 3/210	VR30-VRHL × 2/210	VR30-VRHL × 1/210	VR30=VREFL+VRHL × 0.55127	VR30+VRHL × 1/210	VR30+VRHL × 2/210	VR30+VRHL × 3/210		
1Fh	V31	VR31-VRHL × 4/210	VR31-VRHL × 3/210	VR31-VRHL <b>x</b> 2/210	VR31-VRHL <b>x</b> 1/210	VR31=VREFL+VRHL × 0.54623	VR31+VRHL × 1/210	VR31+VRHL × 2/210	VR31+VRHL × 3/210		
20h	V32	VR32 - VRHL × 4/210	VR32-VRHL × 3/210	VR32-VRHL × 2/210	VR32-VRHL × 1/210	VR32=VREFL+VRHL × 0.54103	VR32+VRHL × 1/210	VR32+VRHL × 2/210	VR32+VRHL × 3/210		
21h	V33	VR33-VRHL × 4/210	VR33-VRHL × 3/210	VR33-VRHL × 2/210	VR33-VRHL × 1/210	VR33=VREFL+VRHL × 0.53432	VR33+VRHL × 1/210	VR33+VRHL × 2/210	VR33+VRHL × 3/210		
22h 23h	V34 V35	VR34-VRHL × 4/210 VR35-VRHL × 4/210	VR34-VRHL × 3/210 VR35-VRHL × 3/210	VR34-VRHL × 2/210 VR35-VRHL × 2/210	VR34-VRHL × 1/210 VR35-VRHL × 1/210	VR34=VREFL+VRHL × 0.52788 VR35=VREFL+VRHL × 0.52134	VR34+VRHL × 1/210 VR35+VRHL × 1/210	VR34+VRHL × 2/210 VR35+VRHL × 2/210	VR34+VRHL × 3/210 VR35+VRHL × 3/210		
24h	V35	VR36-VRHL × 4/210	VR36-VRHL × 3/210	VR36-VRHL × 2/210	VR36-VRHL × 1/210	VR36=VREFL+VRHL × 0.51568	VR36+VRHL × 1/210	VR36+VRHL × 2/210	VR36+VRHL × 3/210		
25h	V37	VR37-VRHL × 4/210	VR37-VRHL × 3/210	VR37-VRHL × 2/210	VR37-VRHL × 1/210	VR37=VREFL+VRHL × 0.50976	Vr37+VrHL × 1/210	Vr37+VrHL × 2/210	VR37+VRHL × 3/210		
26h	V38	VR38-VRHL × 4/210	VR38-VRHL × 3/210	VR38-VRHL × 2/210	VR38-VRHL <b>x</b> 1/210	VR38=VREFL+VRHL × 0.50346	VR38+VRHL × 1/210	VR38+VRHL × 2/210	VR38+VRHL × 3/210		
27h	V39	VR39 - VRHL × 4/220	VR39 - VRHL × 3/220	VR39-VRHL <b>x</b> 2/220	VR39 - VRHL × 1/220	VR39=VREFL+VRHL × 0.49815	VR39+VRHL × 1/220	VR39+VRHL × 2/220	VR39+VRHL × 3/220		
28h	V40	VR40-VRHL × 4/220	VR40-VRHL × 3/220	VR40-VRHL × 2/220	VR40-VRHL × 1/220	VR40=VREFL+VRHL × 0.49316	VR40+VRHL × 1/220	VR40+VRHL × 2/220	VR40+VRHL × 3/220		
29h 2Ah	V41 V42	VR41-VRHL × 4/210 VR42-VRHL × 4/200	VR41-VRHL × 3/210 VR42-VRHL × 3/200	VR41-VRHL × 2/210 VR42-VRHL × 2/200	VR41 - VRHL × 1/210 VR42 - VRHL × 1/200	VR41=VREFL+VRHL × 0.48798 VR42=VREFL+VRHL × 0.48255	VR41+VRHL × 1/210 VR42+VRHL × 1/200	VR41+VRHL × 2/210 VR42+VRHL × 2/200	VR41+VRHL × 3/210 VR42+VRHL × 3/200		
2Bh	V42 V43	V <sub>R42</sub> -V <sub>RHL</sub> × 4/200 V <sub>R43</sub> -V <sub>RHL</sub> × 4/200	VR42- VRHL × 3/200 VR43- VRHL × 3/200	VR42- VRHL <b>x</b> 2/200 VR43- VRHL <b>x</b> 2/200	VR42-VRHL <b>x</b> 1/200 VR43-VRHL <b>x</b> 1/200	VR43=VREFL+VRHL × 0.46255	V <sub>R43+</sub> V <sub>RHL</sub> × 1/200	VR42+VRHL × 2/200 VR43+VRHL × 2/200	VR42+VRHL × 3/200 VR43+VRHL × 3/200		
2Ch	V <sub>44</sub>	VR44-VRHL × 4/200	VR44-VRHL × 3/200	VR44-VRHL × 2/200	VR44-VRHL × 1/200	VR44=VREFL+VRHL × 0.47143	VR44+VRHL × 1/200	VR44+VRHL × 2/200	VR44+VRHL × 3/200		
2Dh	V45	VR45 - VRHL × 4/200	VR45 - VRHL × 3/200	VR45-VRHL × 2/200	VR45 - VRHL × 1/200	VR45=VREFL+VRHL × 0.46609	VR45+VRHL × 1/200	VR45+VRHL × 2/200	VR45+VRHL × 3/200		
2Eh	V46	VR46 - VRHL × 4/200	VR46 - VRHL × 3/200	VR46-VRHL × 2/200	VR46 - VRHL × 1/200	VR46=VREFL+VRHL × 0.46060	VR46+VRHL × 1/200	VR46+VRHL × 2/200	VR46+VRHL × 3/200		
2Fh	V47	VR47 - VRHL × 4/200	VR47 - VRHL × 3/200	VR47-VRHL × 2/200	VR47 - VRHL × 1/200	VR47=VREFL+VRHL × 0.45484	VR47+VRHL × 1/200	VR47+VRHL × 2/200	VR47+VRHL × 3/200		
30h 31h	V48 V49	VR48-VRHL × 4/200 VR49-VRHL × 4/200	VR48-VRHL × 3/200 VR49-VRHL × 3/200	VR48-VRHL × 2/200 VR49-VRHL × 2/200	VR48 - VRHL × 1/200 VR49 - VRHL × 1/200	VR48=VREFL+VRHL × 0.44927 VR49=VREFL+VRHL × 0.44382	VR48+VRHL × 1/200 VR49+VRHL × 1/200	VR48+VRHL × 2/200 VR49+VRHL × 2/200	VR48+VRHL × 3/200 VR49+VRHL × 3/200		
32h	V50	VR50-VRHL × 4/190	VR50-VRHL × 3/190	VR50-VRHL × 2/190	VR50-VRHL × 1/190	VR50=VREFL+VRHL × 0.43807	VR50+VRHL × 1/190	VR50+VRHL × 2/190	VR50+VRHL × 3/190		
33h	V51	Vr51 - VrHL × 4/190	VR51 - VRHL × 3/190	VR51-VRHL × 2/190	VR51 - VRHL × 1/190	Vr51=Vrefl+Vrhl × 0.43216	Vr51+VrHL × 1/190	Vr51+VrHL × 2/190	VR51+VRHL × 3/190		
34h	V52	VR52-VRHL × 4/180	VR52-VRHL × 3/180	VR52-VRHL × 2/180	VR52-VRHL <b>x</b> 1/180	VR52=VREFL+VRHL × 0.42606	VR52+VRHL × 1/180	Vr52+VrHL × 2/180	VR52+VRHL × 3/180		
35h	V53	VR53 - VRHL × 4/170	VR53-VRHL × 3/170	VR53-VRHL × 2/170	VR53-VRHL × 1/170	VR53=VREFL+VRHL × 0.41858	VR53+VRHL × 1/170	VR53+VRHL × 2/170	VR53+VRHL × 3/170		
36h	V54	V <sub>R54</sub> -V <sub>RHL</sub> × 4/170	V <sub>R54</sub> -V <sub>RHL</sub> × 3/170	V <sub>R54</sub> -V <sub>RHL</sub> × 2/170	V <sub>R54</sub> -V <sub>RHL</sub> × 1/170	V <sub>R54</sub> =V <sub>REFL</sub> +V <sub>RHL</sub> × 0.41224	V <sub>R54+</sub> V <sub>RHL</sub> × 1/170	V <sub>R54+</sub> V <sub>RHL</sub> × 2/170	V <sub>R54+</sub> V <sub>RHL</sub> × 3/170		
37h 38h	V55	VR55-VRHL × 4/170 VR56-VRHL × 4/160	VR55-VRHL × 3/170 VR56-VRHL × 3/160	VR55-VRHL × 2/170 VR56-VRHL × 2/160	VR55-VRHL x 1/170	VR55=VREFL+VRHL × 0.40605 VR56=VREFL+VRHL × 0.39911	VR55+VRHL × 1/170	VR55+VRHL × 2/170 VR56+VRHL × 2/160	VR55+VRHL × 3/170 VR56+VRHL × 3/160		
39h	V56 V57	VR56 - VRHL × 4 / 160 VR57 - VRHL × 4 / 150	VR56 - VRHL × 3/150 VR57 - VRHL × 3/150	VR56- VRHL × 2/160 VR57- VRHL × 2/150	VR56-VRHL × 1/160 VR57-VRHL × 1/150	VR57=VREFL+VRHL × 0.39111 VR57=VREFL+VRHL × 0.39145	VR56+VRHL × 1/160 VR57+VRHL × 1/150	VR56+VRHL × 2/150 VR57+VRHL × 2/150	VR56+VRHL × 3/160 VR57+VRHL × 3/150		
3Ah	V57	VR58-VRHL × 4/140	VR58-VRHL × 3/140	VR58-VRHL × 2/140	VR58-VRHL × 1/140	VR58=VREFL+VRHL × 0.38271	VR58+VRHL × 1/140	VR58+VRHL × 2/140	VR58+VRHL × 3/140		
3Bh	V59	VR59-VRHL × 4/130	VR59-VRHL × 3/130	VR59-VRHL × 2/130	VR59-VRHL × 1/130	VR59=VREFL+VRHL × 0.37224	VR59+VRHL × 1/130	VR59+VRHL × 2/130	VR59+VRHL × 3/130		
3Ch	V60	VR60-VRHL × 4/120	VR60-VRHL × 3/120	VR60-VRHL × 2/120	VR60-VRHL × 1/120	VR60=VREFL+VRHL × 0.36042	VR60+VRHL × 1/120	VR60+VRHL × 2/120	VR60+VRHL × 3/120		
3Dh	V61	VR61 - VRHL × 4/100	VR61 - VRHL × 3/100	VR61-VRHL × 2/100	VR61 - VRHL × 1/100	VR61=VREFL+VRHL × 0.34276	VR61+VRHL × 1/100	VR61+VRHL × 2/100	VR61+VRHL × 3/100		
3Eh	V62	VR62 - VRHL × 4/80	VR62-VRHL × 3/80	VR62 - VRHL × 2/80	VR62-VRHL × 1/80	VR62=VREFL+VRHL × 0.31375	VR62+VRHL × 1/80	VR62+VRHL × 2/80	VR62+VRHL × 3/80		
3Fh	V63		shown in th			VREFL C. 11					

VRHL value shown in the above is specified as follows:

VRHL=VREFH-VREFL

		FMT0371			71		
Date Prepared:02/12/'09  SPECIFICATION		CATIONS		Total pages		Page	47
(4) Relations Set to 0 V	ip of Input Data Values and O	output Voltage Changes	(with Vi	REFH Se	t to 3.5 V a	nd Vrefl	L
4.0		•	Gamn	ner Sele	cter Value = cter Value = cter Value =	1	
3.5		х	Gamn	ner Sele	cter Value =	3	
3.0			— Gamn	ner Sele	cter Value =	4 (typical	)
		•			cter Value =		
85.5					cter Value = cter Value =		
0.2.0 1.5 1.5		****	1111	44	####		
0					•		
1.0							
0.5							
0.0		I					
V0	V16	V32	V	/48		V64	•
	Gray	Scale Potentia	al				

http://shop34333066.taobao.com.

REVISED

ESTABLISHED

FMT0371

Total Page 48

### 6.6 Gate Driver Settings

Date Prepared: 02/12/'09

### 6.6.1 Setting Number of Gate Driver Outputs

The IC has a GRAM that supports a maximum of 240 pixels (× RGB) ×320 lines to be displayed.

On the other hand, the MN863485 gate driver used in combination supports 176-, 192-, 220-, 240-, or 320-line output.

The IC generates drive signals supporting 192, 220, or 240 lines.

The settings are made in the GSL (gate driver scan line) [2:0] bits of the driver setting 1 register.

Note1) Gate driver (MN863485) settings will be reflected by specifying the transfer of corresponding commands to the gate driver.

Refer to Section 6.7.2 for the specifications of command transfer.

Note2) For MN838893, GSL[2] set to 1

	MN863485	MN838892 MN8388	
GSL[2:0]	Gate driver output	Controller setting	Controller setting
00x	176 outputs	160 outputs	
01x	192 outputs	176 outputs	Setting prohibited
10x	220 outputs		192 outputs
110	240 outputs	Setting prohibited	220 outputs
111	320 outputs		240 outputs

<sup>\*</sup> Initial value: GSL[2:0] = 111 (320-line output)

#### 6.6.2 Gate Driver Scan Operation Settings

The gate driver shift direction is set in the GDIR bit of the driver setting 1 register.

The scan method of the output pins of the gate driver is set according to the mounting method in the GSCN and GCHS[1:0] bits.

Note) Gate driver (MN863485) settings will be reflected by specifying the transfer of corresponding commands to the gate driver.

Refer to Section 6.7.2 for the specifications of command transfer.

	MN863485
GDIR	Shift direction
0	1→240
1	240→1

<sup>\*</sup> Initial value: GDIR=0 (1→240 shift)

	MN863485		
GSCN	Scan mode		
0	Single-side connection mode		
1	Both-side connection mode		

\* Initial value: GSCN=0

			MN86	3485				
GCHS [1:0]	Disabled output channel							
[1.0]	Mode 320 output 240 output 220 output 192 output 176 output							
00	Center output disabled	All enabled	X111 to X130	X97 to X144	X89 to X152	X81 to X160		
01	X240-side output disabled Setting prohibited X221 to X240 X193 to X240 X177 to X240 X161 to X							
10	X1-side output disabled Setting prohibited X1 to X20 X1 to X48 X1 to X64 X1 to X80							
11	Setting prohibited							

<sup>\*</sup> Initial value: GCHS=00

- The GCHS bit is enabled when the GSCN is set to 0. When the GSCN is set to 1, set the GCHS[1:0] to 00.
- See the Specifications of the MN863485 for the detailed operation of the gate driver in the above combinations.

		http://shop34333066.taobao.com
ESTABLISHED	REVISED	

# Date Prepared :02/12/'09 SPECIFICATIONS Total pages — Page 49

### 6.7 Power Supply IC Settings

The power supply circuit of the MN863485, which is used together, will be set by executing command transfer to the MN863485 after command register settings are made in this IC.

The following section describes the outline of the settings. For details, see Section 7 Command Function and the Specifications of the MN863485.

### 6.7.1 Voltage Step-up Clock Control

### (1) Generation of Voltage Step-up Clock Pulses

Voltage step-up clock DDCK pulses are generated from the internal oscillation circuit. The frequency of the clock is adjustable by the operating mode set command DDCKF[1:0] for the power supply system.

Table 6.7.1 Frequency Settings for Voltage Step-up Clock

DDCKF[1:0]	DDCK cycle (1H: 11 clock pulses)
00	1H (18.8 kHz)
01	Standard value × 1/4 (51.7 kHz)
10	Standard value × 1/2 (103.3 kHz)
11	Standard value × 1 (206.6 kHz)

<Reference>
If the standard oscillator frequency
(206.6 kHz) is used and 1H is 11 clock
pulses according to the HCNT bit, the
following frequency will be obtained.
1H = 206 kHz ÷ 11 = 18.78 kHz

If the DDCKF is set to 00 and the number of clock pulses for each 1H period is an odd number (2n + 1), the high-level duty period of the DDCK clock toggles between (n + 1) and (n) clock pulses between lines.

Both the high- and low-level periods will have n clock pulses when the number of clock pulses for a 1H period is an even number (2n).

### (2) Voltage Step-up Clock Adjustments in Power Supply IC

The voltage step-up clock DDCK is adjusted by making usage settings in the DDC[2:0] bits in power supply IC.

### 6.7.2 Power Supply Circuit Operation/Stop Control

### (1) Power Control Register

The power supply IC operation/adjustment command is executed to change the voltage step-up rate and operational amplifier capability adjustment along with the start and stop of the four-line power supply circuits.

Table 6.7.2 (1) Power Supply Circuit Start Control

Control bit	DDCK cycle		
CPA[1:0]	Voltage step-up circuit 1		
CPB[1:0]	Voltage step-up circuits 2 to 5		
AMP[3:0]	Operational amplifier capability settings		

If each control bit is set to 0, the power supply circuit will stop. For details, refer to Section 7 Command Function and the Specifications of the MN863485.

#### (2) Stop Control Commands for Power Supply Circuit

The bits explained below are prepared in the MN863485 command transfer register in address 71h to control the power supply after the operation of the power supply is interrupted. The following control is possible by using the bits in combination while executing command transfer.

Table 6.7.2 (2) Control at the Time of Power Supply Circuit Interruption

Control bit	Explanation
SLP	Used to transfer commands while the power supply circuit is not operating. The DDCK will stop with the SLP set to 1. Command transfer is possible with a single register access. The register value will be kept on hold.
DSCG	Used to perform command transfer to stop the operation of the power supply circuit and discharge electricity from the output pin of the power supply IC.  The DDCK will stop with the DSCG set to 1.
XDON	Used to turn on the whole gate driver. After register settings, the command will be issued from the XDON pin. The DDCK will stop with the XDON set to 1. The electricity of the LCD panel will be instantaneously discharged. Therefore, this bit may be used to take immediate countermeasures against the dropping out of the battery.

		http://shop34333066.taobao.com
ESTABLISHED	REVISED	

	FMT037	71	
Total pages		Page	50

### 6.7.3 Each Voltage Setting

Date Prepared :02/12/'09

The following voltage settings are made for the MN863485.

Table 6.7.3 (1) Each Voltage Setting 1

Name	Explanation		Control bit	Possible voltage range	
ATTOO	Power source for source driver LCD drive	CPA[1:0] Used to set the voltage step-up rate for AVDD generation			
AVDD	system	AVD[3:0]	Fine voltage adjustment for AVDD generation	3.5 V to 5.5 V	
VREFH	Reference voltage to drive source driver gradation	VRFH[4:0]	VREFH voltage adjustment	3.0 V to AVDD - 0.5 V	
	Opposite electrode	VCMH[5:0]	VCOMH voltage adjustment	<vcomh></vcomh>	
VCOM	(set high-level voltage and amplitude because the current alternates)	VCMPL[4:0]	VCOM amplitude adjustment	1.0 V to VREFH <amplitude> 2.0 V to 6.0 V</amplitude>	
	Gate driver OFF potential (set intermediate voltage and amplitude	VOFFL[4:0]	VOFFL voltage adjustment	<voffl> -4 V to VEE + 0.5 V</voffl>	
VOFF	because the current alternates)	VOFFPL[5:0]	VOFF amplitude adjustment	<pre><amplitude> 2.0 V to 9.0 V Provided, VOFFH ≤ -2 V</amplitude></pre>	
VGG	VGG/VEE potential of gate driver	CPB[1:0]	VGG/VEE step-up voltage multiplication rate setting	± 9.4 V to 17.5 V	

Table 6.7.3 (2) Each Voltage Setting 2

Name	Explanation	Control bit		Possible voltage range	
VCOM	Opposite electrode		VIGOVENOTE :	Both fixed at ground level when both	
VOFF	Gate driver OFF potential	VCMG	VCOM/VOFF operation settings	VCOM and VOFF set to 0.	
VCOM VOFF	Amplifier capability specifications	LPM[2:0]	Capability adjustments	See the specifications of the gate driver.	

				FMT037	71	
Date Prepared:02/12	/'09	SPECIFICATIONS	Total pages	_	Page	51
The MN86348 as specified by (1) Set the good (2) Set 1 to the completion of the DTRN bith Note:  The next contransferred.	85 (ga below, gate drathe D' nsfer: on of co will b	er to MN863485 (Gate Driver/Power Supply IC)  te driver/power supply IC), which is used in combination  river/power supply IC control register of the IC.  TRN bit for serial transfer of commands.  is performed with the clock of the built-in oscillation circul  command transfer requires a maximum of 18 clock pulses.  be automatically cleared and set to 0.  and can be transferred after a minimum interval of 110 µs, of the set to 0 while in transfer, nothing will be transferred.	iit as exp On com	plained belo	w. ommand	
Command, except  Oscillation clock DTRN command DDSCK DDSDA DDSCS	t Index	An interval of 110 µs is required after transfer of a community of 110 µs is required after transfer of 110 µs is required after transfer of 110 µs is required after transfer of 110 µs is required after transfer of 110 µs is required after transfer of 110 µs is required after transfer of 110 µs is required after transfer of 110 µs is required after transfer of 110 µs is required after transfer of 110 µs is required after transfer of 110 µs is required after transfer of 110 µs is required after transfer of 110 µs is required after tr	<b></b>		2	r acceptable
Command for Index Oscillation clock DTRN command DDSCK DDSDA	ex(100	An interval of 110 μs is required after transfer of a community of 110 μs is required after transfer of 110 μs is required after transfer of a community of 110 μs is required after transfer of a community of 110 μs is required after transfer of a community of 110 μs is required after transfer of a community of 110 μs is required after transfer of a community of 110 μs is required after transfer of a community of 110 μs is required after transfer of 110 μs is required after transfer of 110 μs is required after transfer of 110 μs is required after transfer of 110 μs is required after transfer of 110 μs is required after transfer of 110 μs is required after transfer of 110 μs is required after transfer of 110 μs is required after transfer of 110 μs is required after transfer of 110 μs is required after transfer of 110 μs is required after t	<b>-</b>			<b></b>

Command determined Command executed http://shop34333066.taobao.com

ESTABLISHED REVISED

DDSCS

FMT0371<sub>A</sub>

Total Page 52

7. Command Function

Date Prepared: 02/12/'09

7.1 List of Command

7.1.1 Memory Control Command

Address	Function	RW		Data	De	scrip	tion	Defaul		
					D.T.	4 DID	Address increment	0	X direction	
			D7	ADIR	direction	1	Y direction	0		
			D.C	XDIR	X address direction	0	Non-reverse			
			D6			1	Reverse	0		
			D.f.	WDID		0	Non-reverse	0		
			D5	YDIR	Y address direction	1	Reverse	0		
	Memory operation		D4	BODR	Used to specify GRAM write data in 16-bit,	0	16 bits × 2: Right aligned	0		
00h	mode	RW			260000-color mode.	1	16 bits × 2: Left aligned			
			D3	AEMODE	Access range end-point	0	Specify end address	0		
			D3	AEMODE	specification mode	1	Specify access width less 1			
			D2	SUID	Source driver direction (in correspondence of GRAM X address "0" to	0	0 239	0		
			<i>D</i> 2	05	"239" to driver output pin)	1	239 0	U		
			D[1:0]		No	t use	d			
			D7	WM	Used to execute window mask write	0	Normal	0		
						1	Window mask mode			
			D6	WMMODE	Window mask mode	0	Inside window mask	0		
			_			1	Outside window mask			
	Memory control		D[5:4]		No	t use	d			
01h	command	RW	D3	RAMCLR	Used to clear the RAM. This bit will be automatically	0	Normal	0		
				IU IIVICER	cleared after the RAM is cleared.	1	Used to clear the RAM.			
				CLR_COL	Used to specify RAM clear color.	D[2]: R data				
			D[2:0]	[2:0]		D[1]: G data		7h		
				[2.0]		D[(	)]: B data			
02h	X start point of memory access range	RW	D[7:0]	XAS[7:0]	X start point	The	EMODE set to 0> rectangular range of access to theM is designated by the start point	00h		
03h	Y start point of memory access range	RW	D[8:0]	YAS[8:0]	Y start poin	spec point The XAS	ified by XAS and YAS and the end- specified by XAE and YAE. following conditions must be satisfied. < XAE	00h		
04h	X end point of memory access range	RW	D[7:0]	XAE[7:0]	X end point	<a< td=""><td colspan="2">AS &lt; YAE  AEMODE set to 1&gt;  The rectangular range of access to the SRAM is designated by the start point pecified by XAS and YAS and the access</td></a<>	AS < YAE  AEMODE set to 1>  The rectangular range of access to the SRAM is designated by the start point pecified by XAS and YAS and the access			
05h	Y end point of memory access range	RW	D[8:0]	YAE[8:0]	Y end point	widt In ar	n specified by XAE and YAE.  ny case, the range must be within the ctive range of the GRAM.	13Fh		

### Date Prepared: 02/12/'09

# SPECIFICATIONS

FMT0371 Total 53 Page

pages

Memory Control Command (2)

Address	Function	RW		Data	Des	scripti	ion	Default			
O6h	X start point of window mask range	RW	D[7:0]	WMXS[7:0]	X start address of window mask	the st	ectangular mask range of the GRAM is designated by art point specified by the WMXS and WMYS and	FFh			
O7h	Y start point of window mask range	RW	D[7:0]	WMYS[7:0]	Y start address of window mask	WMX	Id-point specified by the WMXE and WMYE. The SS, WMXE, WMYS, and WMYE must satisfy the ving conditions.	FFh			
O8h	X end point of window mask range	RW	D[7:0]	WMXE[7:0]	X end address of window mask	WMX	SS < WMXE SS < WMYE	FFh			
O9h	Y end point of window mask range	RW	D[7:0]	WMYE[7:0]	Y end address of window mask		The range must be within the GRAM access range, otherwise the GRAM will not be masked correctly.				
			D[7:6]		Not	used					
OAh	Bit mask function 1	RW	D[5:0]	BMSKR[5:0]	Bit mask setting R	0	Not masked	00h			
				Divisiti(5.0)	•	1	Masked	oon			
			D[7:6]		Not						
OBh	Bit mask function 2	RW	D[5:0]	BMSKG[5:0]	Bit mask setting G	0	Not masked	00h			
						1	Masked	OOII			
			D[7:6]		Not	used 0					
OCh	Bit mask function 3	RW	D[5:0]	BMSKB[5:0]	Bit mask setting B		Not masked	00h			
					•	1	Masked				
			D[7:4]		Not used						
			D3	RGBSW	This bit assigns alignment swap for writing data from Host and RGB of source driver	0	Without swap (correspondence of R,G,B YR,YG,YB)	0			
				Kobon	output.	1	With swap (correspondence of R,G,B YB,YG,YR)	U			
			D2	RM WR	GRAM write port selection. Used to select the RGB or CPU interface as	0	CPU interface mode	0			
				RM WK	a write port to the GRAM	1	RGB interface mode				
ODh		RW	D1	RGBIF	Used to set the bus width of the data pin for GRAM access when the RGB interface	0 18-/16-bit mode		0			
			J.	KODII	is used.	1	8-/6-bit mode				
	GRAM interface mode		D0	RMIF	GRAM transfer mode setting. Used to specify the number of bits of GRAM transfer data from the host. The method of data transfer from the host	0	18 bits (260,000 colors)	0			
				KIVI IF	to the GRAM will be determined by this bit in combination with the IFMODE[1:0] pin or RGBIF bit setting.	1	16 bits (65,000 colors)	U			
OEh	Memory write	W	Display RA	play RAM write							
OFh	Memory read	RW	Display RA	M read							

Date	Prepared	:02/12/'09
Date	ricpareu	.02/12/ 07

FMT0371<mark>\</mark> Total pages

Page

54

### 7.1.2 Display Control Command

			D[7:2]		Not	used			
		•	D[7.2]		1101	00	Display OFF (stop)		
10h	Display mode control					01	All white display		
1011	Display mode control	RW	D[1:0]	DISP	Display mode	10	Normal display	0	
						11	Partial display		
						0	Internal V sync (self-running)		
11h	Display system V	RW	D7	VSYMODE	Display system V sync mode	1	External V sync	0	
1111	sync mode	-	D[6:0]		Not:	used	External v sync		
		-	D[7:1]			used			
12h	Display data reversion		D[7.1]			0	Normal		
	Display data to crision	RW	D0	DISPINV	Display data reversion	1	Display data reversed	0	
			D[7:1]		Not :	used	Display distribute		
13h	Partial scroll display					0	Normal		
	1 ,	RW	D0	SCRON	Partial scroll display ON		Partial scroll display	0	
		-	D[7:4]		Not	used	1 7		
			. ,				nican i		
						00	RMSB is used		
						<u> </u>			
				DI ODII O	DI OD	01	Non-reverse/reverse pattern phase fixed		
			D[3:2]	RLSB[1:0]	RLSB control	40	2 / 2 /	0	
							Reverse/non-reverse pattern phase fixed		
							Reverse/non-reverse pattern		
1.0	G 1 d IGD 1					11	: Phase reversed frame by frame		
14h	14h Gradation LSB control	RW				00	DMCD; 1		
						00	BMSB is used		
					BLSB control		N / 1 (* 1		
			D[1:0]	BLSB[1:0]			Non-reverse/reverse pattern phase fixed		
							D / 1 C 1	- 0 1	
							Reverse/non-reverse pattern phase fixed		
							Reverse/non-reverse pattern		
							: Phase reversed frame by frame		
15h	Display start line address	RW	D[7:0]	LAS[7:0]	Display start line address			00h	
16h	Partial scroll setting 1	RW	D[7:0]	SCRN[7:0]	Number of scrolled lines setting			00h	
17h	Partial scroll setting 2	RW	D[7:0]	SCRS[7:0]	Scroll area start point setting	Not.	enabled in FF mode	FFh	
18h	Partial scroll setting 3	RW	D[7:0]	SCRE[7:0]	Scroll area end point setting	NOU	enabled in FF mode	FFh	
19h	Partial display setting 1	RW	D[7:0]	MASKS1[7:0]	Non-display area start point 1	Outs	ide display area disabled	FFh	
1Ah	Partial display setting 2	RW	D[7:0]	MASKE1[7:0]	Non-display area end point 1	Outs	ide display area disabled	FFh	
1Bh	Partial display setting 3	RW	D[7:0]	MASKS2[7:0]	Non-display area start point 2	Outs	ide display area disabled	FFh	
1Ch	Partial display setting 4	RW	D[7:0]	MASKE2[7:0]	Non-display area end point 2	Outs	ide display area disabled	FFh	
						Cycl	e - 1 is set		
1Dh	Partial display setting 5	RW	D[7:0]	RFR[7:0]	Partial display refresh cycle	1 '	d value: 15 frames	0Eh	
						FFh:			
1Eh	H-cycle setting	-	D[7:5]		Not	used	•		
ILII	11-cycle setting	RW	D[4:0]	HCNT[4:0]	Setting number of 1H clock pulses - 1	Defa	ult value: 08h => 12 clock pulses	0Bh	
					•Corresponds to the upper 8 bits of the				
1 E L	V guala sattina	RW	D[7:0]	VCNTI0-21	V count	1V =	$(VCNT + 1) \times 4H$	441	
1Fh V-cycle setting		IX VV	[יין טע	VCNT[9:2]	•00h to FFh settings correspond to 4 to	Defa	ult value: 1V = 300 lines	4Ah	
	i l		I	1	1024 lines.	1			

Date Prepared: 02/12/'09

## SPECIFICATIONS

FMT0371<sub>A</sub>

Total pages — Page

55

### 7.1.3 LCD Driver Control Command

Address	Function	RW		Data	Descripti	ion		Default	
		RW	D[7:5]	GSL[2:0]	Used to set the number of	10×	220 outputs		
					output points of the gate	110	240 outputs	110	
					driver. Set 1 to the GSL[2].	111	320 outputs		
		RW	D4	GDIR		0	Non-reverse (1 to 240)		
		22,,,		SD III	Gate driver shift direction	1	Reverse (240 to 1)	0	
	Dai anna attina 1	RW	D[3]	GSCN			Panel single-side connection		
20h	Driver setting 1 (Usually used for	ICV	D[3]	GBCIT	Used to set the scan mode of the gate driver according to the mounting method.		scan Panel both-side connection	0	
2011	initialization)			GCHS[1:0]		00	scan Center output disabled		
	ŕ	/ KW		GCH5[1.0]	Used to set the output channel point of the gate driver according to the mounting	01	X240-side output disabled		
					method.	-	X1-side output disabled	00	
					• Enabled when the GSCN is set to 0. Set the value to 00 when the GSCN is set to	-	TTT Side output dishered		
					1.	11	Setting prohibited		
		-	D[0]		Not used			1	
		RW	D7	FRPOL	Used to set the alternation	the alternation 0 1H line alternation drive		_	
					drive mode.	1	Frame alternation drive	0	
		RW D[6:4]		SAMP[2:0]	Used to set the drive capability	000	: Stop		
				of the operation amplifier of			owest) to 101 (highest)	011	
					the source driver.		g to 110 or 111 is prohibited.		
	Driver setting 2	DIII	D. [ 0.]	AMPSWON	Used to control the output timing of the	0	1H before display		
	(Used to set the	RW	D[3]		source driver at the time of gradation driving	1	4H before display	0	
21h	desired drive	RW	D2	AMPON	Used to control amplifier drive	0	Drive according to the OEH*		
	mode)	mode)			within a period of 1H.	1	Normally driven	0	
	DW D1 CC		COL	Used to select gradation drive	0	Binary drive	1		
		RW	D1	COL	or binary drive.	1	Gradation drive	1	
					Used to turn on the connection		Off		
		RW D0		RSWON	of VREF resistor to the source		on .	1	
					driver during blanking periods while in gradation drive mode.	1	On		
	OEV assertion	_	D[7:5]		Not used	Λοσοι			
22h	timing	RW	D[4:0]	OEVA[4:0]	OEV assertion timing (Number of CKs)	possib	tion or negation will not be ble if any set value is larger	00h	
	OEV negation	-	D[7:5]	[]	Not used		hat in the HCNT register set (i.e., the number of clocks for		
23h	timing	RW	D[4:0]	OEVN[4:0]	OEV negation timing (Number of CKs)		od of 1H).	00h	
	OEH assertion	-	D[7:5]		Not used	0Bh, 1	he set value must be 0Bh or		
24h	timing	RW	D[4:0]	OEHA[4:0]	Source drive timing(Number of CKs)	less.) If OE	*A > OE*N, the waveform	00h	
	OEH negation	-	D[7:5]		Not used	will b	e inverted. ity is given to negation if		
25h	timing	RW	D[4:0]	OEHN[4:0]	Source stop timing(Number of CKs)		ty is given to negation if = CE*N.)	00h	
		DW	D7	DI IZCO	Used to set drive data in continuous source	0	Vrefh level	,	
		RW	D7	BLKSD	driving during vertical blanking.	1	V <sub>REFL</sub> level	1	
261	Source driver drive	DVV	D(	OFHON	Used to control the source driver	0	Driven according to OEHE.		
26h	(NOEH) expansion timing	RW	D6	OEHON	drive during vertical blanking.	1	NOEH: Always ON.	0	
	expansion tuning	RW	D[5:0]	OEHE[5:0] Number of continuous source drive lines (0 to		63 CI	(V) during vertical blanking.	02h	
				[2.4]	The initial value is 2 lines.				
		-	D7		Not used	0	Driven according to the		
27h	VCOM drive (VCOMEN)	RW	RW D6 VCOMON		Used to control the VCOM drive during vertical blanking.	0	VCOME. Normally driven	0	
∠ / 11	expansion timing	iming							
	- 5	RW	D[5:0]	VCOME[5:0]	Number of continuous VCOM drive lines duri The initial value is 1 line.	ng ver	tical blanking (0 to 63 CKV)	01h	

### Date Prepared :02/12/'09

# SPECIFICATIONS

	FMT037	71 <mark>x</mark>	
Total pages		Page	56

### 7.1.4 Image Quality Adjustment Command

Address	Function	RW		Data	D	escripti	on	Default			
		-	D[7:6]		No	t used					
28h	R color adjustment		D5	RADJ[5]	Used to specify data addition or subtraction.	0	Subtraction Addition	0			
		RW	D[4:0]	RADJ[4:0]		Used to specify the quantity of data for red adjustment. The data will be added to or subtracted from R_RAM data R[5:0].					
		-	D[7:6]		No	t used		•			
29h	29h G color adjustment		D5	GADJ[5]	Used to specify data addition or subtraction.	1	Subtraction Addition	0h			
		RW	D[4:0]	GADJ[4:0]	Used to specify the quantity of data for green adjustment.  The data will be added to or subtracted from G_RAM data G[5:0].			00h			
		-	D[7:6]		Not used						
2Ah	B color adjustment		D5	BADJ[5]	Used to specify data addition or subtraction.	1	Subtraction Addition	0h			
		RW	D[4:0]	BADJ[4:0]	Used to specify the quantity of data for bl The data will be added to or subtracted fro		tment.	00h			
2Bh to 30h		-	D[7:0]		No	t used		•			
		-	D7		No	t used					
31h	Commo adivetment	W	D[6:4]	GMPn	Gamma correction control during positive n: 1 to 62n corresponds to addresses 30h		;	04h			
to	Gamma adjustment	-	D3		No	t used		•			
6Eh		W	D[2:0]	GMNn	GMNn Gamma correction control during negative driving. n: 1 to 62n corresponds to addresses 30h + n.						
6Fh		-	D[7:0]		Not used						

D. ( .	D 1	.00/10/200
Date	Preparea	:02/12/'09

	FMT037	71 <mark>/</mark>	
Total pages		Page	57

# 7.1.5 Power Supply System Control Command Power Supply System Control Command 1

Address	Function	RW		Data	Descrip	tion		Defau
		RW	D[7]	OSCON	Oscillation clock operation control	0	Stop Output	0
		RW	D[6]	DDCKON	Voltage step-up clock output control (Fixed at low level when the clock stops).	0	Stop Output	0
70h	Power supply system operation mode	RW	D[5:4]	DDCKF[1:0]	Used to set the frequency dividing ratio of the step-up clock DDCK.	00 01 10 11	1 H  Original oscillation clock × 1/4  Original oscillation clock x 1/2  Original oscillation clock x 1	00
	operation mode	RW	D[3]	VCMG  Used to set VCOM output and V output operation of the MN8634		0	Both fixed at ground level  Normal operation	0
		RW	D[2:0]	DDC[2:0]	Used to set the method of using for the MN863485. Used to adjust the capability of Set the value between 000 and 1	the	voltage step-up clock	000
		-	D[7]		Not used			
			D[6:4]	DIDX[2:0] Used to specify comman		fer c	lata to the MN863485.	0h
71h	Command transfer to MN863485		D[3]	XDON	Used to ON-control of the whole gate driver.	0	Normal Whole gate ON	0
			D[2]	DSCG	Used to specify the discharging of the power supply IC.	0	Normal  Discharge specified	0
		RW	D[1]	SLP	Used to control the sleep mode.	0	Normal Sleep mode specified	0
t			D[0]	DTRN	Used to transfer MN863485 control commands in series.		Standby	0
	MN863485	RW	D[7:6]	CPA[1:0]	Setting of voltage step-up circuit 1. See Specifications of MN863485.	1 00 01 10	Transfer  Voltage step-up stop  Voltage step-up stop  See the Specifications of the MN863485.  See the Specifications of the MN863485.	- 00
72h	Power control (Adjustments to the multiplication ratio, capability, operation/stop control of the voltage step-up circuit and	RW	D[5:4]	CPB[1:0]	Setting of voltage step-up circuits 3 and 4. See Specifications of MN863485.	00 01 10	Voltage step-up stop See the Specifications of the MN863485. See the Specifications of the MN863485. See the Specifications	00
	operational amplifier)	RW	D[3:0]	AMP[3:0]	Used to specify the capability of the amplifier of the power supply IC.	of the MN863485.  0000: Amplifier stop  See the Specifications of the MN863485.		000

Date Prepared :02/12/'09

# SPECIFICATIONS

FMT0371 Total \_\_\_ 59

pages

Page

58

Power Supply System Control Command 2

Address	Function	RW		Data	Des	scription	Default				
	Power supply	RW	D[7:4]		Not u	sed					
73h	setting 1	RW	D[3:0]	AVD[3:0]	AVDD voltage setting	A voltage of 3.5 V to 5.5 V Refer to the explanation about the command.	0h				
	Power supply	RW	D[7:5]				•				
74h	setting 2	RW	D[4:0]	VRFH[4:0]	V <sub>REFH</sub> voltage setting (setting 18h to 1Fh prohibited)	A voltage of 3.0 V to 5.0 V Refer to the explanation about the command.	3h				
	Power supply	RW	D[7:6]		Not u	sed					
75h	setting 3	RW	D[5:0]	VCMH[5:0]	VCOMH voltage setting	A voltage of 1.0 V to 5.5 V Refer to the explanation about the command.	0h				
	Power supply	RW	D[7:5]		Not u	sed	•				
76h	setting 4	RW	D[4:0]	VCMPL[4:0]	VCOM amplitude setting	An amplitude of 2.0 V to 6.0 V Refer to the explanation about the command.	1h				
	Power supply	RW	D[7:5]		Not u	Not used					
77h	77h setting 5		D[4:0]	VOFFL[4:0]	VOFFL voltage setting	A voltage of VEE+0.5 V to -4 V Refer to the explanation about the command.	1h				
		RW	D[7:6]	Not used							
78h	Power supply setting 6	RW	D[5:0]	VOFFPL[5:0]	VOFF amplitude setting	An amplitude of 2.0 V to 9.0 V (Within the following range. VOFFL VEE + 0.5 V; VOFFH -2V) Refer to the explanation about the command.	1 h				
	Power supply	RW	D[7:4]	CKVPW	Used to make CKV pulse width adjustments	1 to Fh settings will set the CKV's H width between 1 and 15 clocks. Set the value to 4h.	4h				
79h	circuit capability	-	D[3]		Not u	sed	•				
	adjustment	RW	D[2:0]	LPM	Used to make capability adjustments to the VOFF and VCOM power supply circuit.	See the Specifications of the MN863485.	0h				
		-	D[7:1]		Not u	sed					
7Ah	Software reset	W	D[0]	SRESET	Used to initialize the register value. The OSCON bit will not be influenced.	The bit will be automatically cleared and set to 0 after the register is initialized.  Enabled only when the clock is oscillating.	0				

Date Prepared :02/12/'09

### SPECIFICATIONS

Total pages	_	Page	59				

### 7.1.6 Details of Gate Driver/Power Supply IC (MN863485) Command Transfer

After the control register of the gate driver/power supply IC (MN863485) is set, the command with the following details will be transferred with the transfer command specified by the DIDX[2:0] set value and the DTRN set to 1.

After the automatic transfer of the command, the DTRN bit will be cleared automatically. Then, by setting DIDX[2:0] to 111, the command to initialize the MN863485 will be transferred.

							Transf	er data							
D	IDX[2:	0]						Co	mmand						
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	CPA[1:0] CPB[1:0]					AMF	AMP[3:0] DDC[2:0]			]	-	DSCG	
0	0	1		7	VRFH[4:0	)]			AVD[3:0]				LPM[2:0]		
0	1	0			V	/CMH[5:0	0]			V	CMPL[4	:0]		-	VCMG
0	1	1	0	-		VC	)FFL[4:0	)]			VOFFPL[5:0]				
1	0	0	GSL[2:0] GDIR GSCN					GCHS	S [1:0]	-	-	-	-	-	-
1	1	1	1	1	0	-	-	1		-	-	-	-	-	-

The following bits can be set while the transfer command is transferred (with the DTRN set to 1).

SLP set to 1: The DIDX[2:0] will be fixed at 000. Then, data on the CPA, CPB, and AMP bits all set to 0 will be

transferred (i.e., the command to stop the power supply circuit will be transferred). Transfer data on the

DSCG bit depends on the setting in the DSCG bit.

In the above case, the voltage step-up clock DDCK will automatically stop.

DSCG set to 1: The DIDX[2:0] will be fixed at 000. Then data on the CPA, CAPB, and AMP bits all set to 0 and the

DSCG bit set to 1 will be transferred (i.e., when the power supply circuit stops, the electricity of the

output voltage of the power supply circuit will be discharged).

In the above case, the step-up clock DDCK will automatically stop.

XDON set to 1: The DIDX[2:0] will be fixed at 000. Then data on the CPA, CPB, and AMP bits all set to 0 will be

transferred. Transfer data on the DSCG bit depends on the setting in the DSCG bit. Simultaneously, the XDON pin will be active (set high), the gate will be all ON, and the electricity of the LCD panel will be

discharged instantly.

In the above case, the voltage step-up clock DDCK will automatically stop.

Notes: (1) Command transfer will not be executed by just setting the above bits (SLP, DSCG, and XDON). Command transfer will be executed with the DTRN set to 1 as well.

- (2) The setting of each of the above bits will not refresh any bit of the power control register. Only the register value on the gate driver side will be refreshed.
- (3) After the power supply circuit is stopped by using the above setting, to start the power supply circuit again, set the value in the power control register as required and execute command transfer to start power supply circuit.

At that time, when DTRN is set to 1, set 0 to the above bits and execute command transfer.

Resetting Gate Driver/Power Supply IC (MN863485)

By transferring data on D12 and D11 set to 1 and D10 set to 0 with the DIDX[2:0] set to 111, the gate driver/power supply IC (M863485) will be reset and the resisters will be initialized. D15 to D11 will be all set to 1 (i.e., D [15:11] will be set to 11111) to rest. The reset state will be canceled by setting 0 to D10.

		http://shop34333066.taobao.com.
TARI ICHED	DEVICED	1 mtp.//shop34333000.ta00a0.com.

_		
Date	Prepared	:02/12/'09

FMT0371 <sub>A</sub>									
Total pages		Page	60						

### 7.1.7 Other Commands (Test and Other Registers)

Address	Function	RW		Data Description				Default	
80h	Read address register	RW	D[7:0]	RADR[7:0]	Used to set the address of the desired register to be read.			00h	
* The foll	owing addresses: 81h ~ 84	th , 90	)h ~ 94h	are used for IC	C tests.			•	
81h	Oscillation circuit test 1	RW						00h	
82h	Oscillation circuit test 2	RW						3Fh	
83h	Operational amplifier test	RW						03h	
84h	RAM test	RW						05h	
		-	D[7:4]	Blank bit (vacan	nt bit)			•	
		RW	DI21	ADD ID	Indicate previous line data	0	Ignore conflict	0	
	Arbitration mode	KW	D[3]	ARB_LD	when conflict happen.	1	Refer to description		
			DW	D[2]	ARB AUTO	Indicate arbitration by delay circuit when conflict happen.	0	Ignore conflict	1
85h		KW	D[2]	711010	This mode can access to limited frequency.	1	Refer to description	<b>-</b>	
		DW	D[1]	ARB_OEV	Indicate previous frame data	0	Ignore conflict	0	
		KW	נוןט	AKB_OEV	when conflict happen.	1	Refer to description		
		RW	W D[0]	ARB RTRY	Extend H cycle when conflict happen and re-driving after the	0	Ignore conflict	0	
			- [-,		conflict.	1	Refer to description		
90h	Internal counter test 1	R		•			•	-	
91h	Internal counter test 2	R						-	
92h	Internal counter test 3	R						-	
93h	Internal counter test 4	R						-	
94h	Internal counter test 5	R						-	
F0h	Device ID read	R	Able to	read device ID				31h	
F1h	Deveice REV read	R	Able to	read device REV				00h	

Total pages — Page 61

Date Prepared :02/12/'09

#### 8. Commands

### 8.1 Memory Control Commands

### 8.1.1 Memory Operation Mode Specifications (00h)

Address	RW		Data						
0 0 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0 0 11	IK VV	ADIR	XDIR	YDIR	BODR	AEMODE	Unused	Unused	Unused
Initial	value	0	0	0	0	0	-	-	-

• ADIR[D7]: Specifies Address Increment Direction

This bit is used to specify the direction of address increment at the time of writing data to the GRAM. With this bit set to 0, addresses will be counted in the X direction (i.e., the scan direction of the source driver). With this bit set to 1, addresses will be counted in the Y direction (i.e., the scan direction of the gate driver).

• XDIR[D6]: Specifies the Method of Address Count in the X Direction

This bit is used to specify the method of address count in the X direction at the time of writing data to the GRAM. With this bit set to 0, addresses will increase in the X direction.

With this bit set to 1, addresses will decrease in the X direction.

• YDIR[D5]: Specifies the Method of Address Count in the Y Direction

This bit is used to specify the method of address count in the Y direction at the time of writing data to the GRAM. With this bit set to 0, addresses will increase in the Y direction.

With this bit set to 1, addresses will decrease in the Y direction.

The above ADIR, XDIR, and YDIR bits specified are valid for GRAM write access.

These bits have no influence on any data written to the GRAM.

See Section 6.2.3 for details.

• BODR[D4]: Specifies GRAM Write Data Format in 16-bit, 260000-color Mode

This bit is used to specify the reception of image data when the 18-bit data from the host is received through the 16-bit bus.

With this bit set to 0, the data will be aligned to the right.

It will be possible to specify the reception of image data in 16-bit, two-time transfer aligned to the right. With this bit set to 1, the data will be aligned to the left.

It will be possible to specify the reception of image data in 16-bit, two-time transfer aligned to the left.

See Section 6.1.5 for information on the CPU interface in 16-bit mode.

• AEMOD[D3]: Specifies Access Range End-point Specification Mode

This bit is used to specify how to set address XAE data and address YAE data that specify the access range.

With this bit set to 0, the GRAM access range will be specified by the start and end addresses.

The start address is specified by the XAS and YAS, and the end address is specified by XAE and YAE based on the start point.

With this bit set to 1, the access width will be specified.

Set the address values XAE and YAE to access width -1 to specify the access width in X direction and that in the Y direction. If 0 is set, a single dot will be overwritten.

By using this function, when GRAM data in a certain width needs to be overwritten continuously, for example, the GRAM data can be overwritten by just specifying the start address. This will reduce the number of address specifying times.

See Section 6.2.4.

· S DIR [D2]: Assign shift direction of source driver

Bit which assign driver output pin support GRAM X direction address "0 0" to "239".

SDIR is set to 0: Normal; When X address set "00" to "239", driver output is "00" to "239". SDIR is set to 1: Reverse; When X address set "00" to "239", driver output is "239" to "00".

See Section 6.2.3.

### Date Prepared: 02/12/'09

### SPECIFICATIONS,

FMT0371								
Total pages		Page	62					

### 8.1.2 Memory Control Command (01h)

Ac	ddress	RW		Data						
	0 1 h	RW	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
	UIN	K VV	WM	WMMODE	Unused	Unused	RAMCLR	C L	R_COL[2:	0 ]
In	itial v	alue	0	0		-	0	1	1	1

• WM[D7]: Window Mask Function Enabled

This bit is used to enable or disable the window function.

This mask processing is valid for the whole bits of image data.

Specify a bit mask when masking each bit of image data.

With the bit set to 0, the window mask function will be disabled.

With the bit set to 1, the window mask function will be enabled.

Data to be written to the GRAM will be masked if the data is in the range specified by the window mask range registers (WMXS, WMYS, WMXE, and WMYE).

See Section 6.2.5.

• WMMODE[D6]: Specifies Window Mask Mode

This bit is used to switch the valid window mask range.

With the bit set to 0, the IC will be in inside-window mask mode.

Data to be written to the GRAM will be masked if the data is inside the range specified by the window mask range registers (WMXS, WMYS, WMXE, and WMYE) including the borderline.

With the bit set to 1, the IC will be in outside-window mask mode.

Data to be written to the GRAM will be masked if the data is outside the range specified by the window mask range registers (WMXS, WMYS, WMXE, and WMYE) including the borderline.

See Section 6.2.5 for information on the window mask function.

• RAMCLR[D3]: Specified GRAM Clear

This bit is used to specify GRAM clear.

With the bit set to 0, the IC will be in normal mode.

In this case, the GRAM will not be cleared.

With the bit set to 1, the GRAM will be cleared.

The bit specified by the CLR\_COL[2:0] will clear the GRAM. When the GRAM is cleared, the bit will be cleared as well automatically and set to 0. While the GRAM is being cleared, the data in the GRAM will not be guaranteed if the host gains access to the GRAM. If the RAMCLR is set to 0 while the GRAM is being cleared, the GRAM clear operation will be interrupted. At that time, the contents of the display will not be guaranteed. The GRAM clear function is used together with the GRAM access area, window mask, and bit mask specification. The masked area will not be GRAM cleared.

See Section 6.2.6.

• CLR COL[D2:D0]: Specifies GRAM Clear Color

This bit is used to specify which bit is used to clear the GRAM.

D[2]: Corresponds to R data.

When the bit is set to 0, R is OFF. When the bit is set to 1, R is ON.

D[1]: Corresponds to G data.

When the bit is set to 0, G is OFF. When the bit is set to 1, G is ON.

D[0]: Corresponds to B data.

When the bit is set to 0, B is OFF. When the bit is set to 1, B is ON.

[D2:D0] in combination: The GRAM clear function can be executed with white, black, R, G, B, yellow, magenta, or cyan.

		http://shop34333066.taobao.com.
CTADI ICHED	DEVICED	1 http://shop34333000.taobao.com.

FMT0371 Page 63

### 8.1.3 Memory Access Range

Address	RW		Data						
0 2 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0 2 11	IK VV				XAS[	7:0]			
Initial v	/alue	0	0	0	0	0	0	0	0
0 3 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0.511	IK VV				YAS[	8:0]			
Init t		0	0	0	0	0	0	0	0
0 4 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0 4 11	K W				XAE[	7:0]			
Initial v	/alue	1	1	1	1	1	1	1	0
0 5 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0.511	IK VV	-		•	YAE[	8:0]	•	•	
Initial v	/alue	1	1	1	1	1	1	1	0

• Memory Access Range X Start Point Specification Command (02h)

XAS[D7:D0]

Date Prepared: 02/12/'09

• Memory Access Range Y Start Point Specification Command (03h)

YAS[D8:D0]

• Memory Access Range X End Point Specification Command (04h)

XAE[D7:D0]

• Memory Access Range Y End Point Specification Command (05h)

YAE[D8:D0]

These bits are used to specify the write/read range in the GRAM from the host by the XAS, YAS, XAE, and YAE. Do not specify the range outside the effective display range, otherwise the displayed contents on the LCD will not be guaranteed. Be sure to specify the range inside the effective display range.

#### <AEMODE Set to 0>

The rectangular range of access to the GRAM is designated by the coordinate points XAS and YAS together with XAE and YAE.

The following conditions must be satisfied.

 $XAS \le XAE \le Valid display value in X direction$ 

 $YAS \le YAE \le Valid display value in Y direction$ 

#### <AEMODE Set to 1>

The rectangular range of access to the GRAM is designated by the start address specified by the XAS and YAS and the access width specified by the XAE and YAE.

The following conditions must be satisfied.

 $XAS + XAE \le Valid display value in X direction$ 

 $YAS + YAE \le Valid display value in Y direction$ 

See Section 6.2.4.

FM10371								
Total pages	_	Page	64					

### 8.1.4 Window Mask Range

Date Prepared: 02/12/'09

Address	RW				Da	ta			
0 6 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0 0 11	IK VV				WMXS	[7:0]			
Initial v	alue	1	1	1	1	1	1	1	1
0 7 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0 / 11	IK VV				WMYS	[8:0]			
Initial v	alue	1	1	1	1	1	1	1	1
0 8 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0 8 11	IK VV	WMXE[7:0]							
Initial v	alue	1	1	1	1	1	1	1	1
0 9 h	RW	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0 9 11	IK VV				WMYE	[8:0]			
Initial v	alue	1	1	1	1	1	1	1	1

- Window Mask X Start Point Specification Command (06h)
   WMXS[D7:D0]
- Window Mask Y Start Point Specification Command (07h)
   WMYS[D8:D0]
- Window Mask X End Point Specification Command (08h) WMXE[D7:D0]
- Window Mask Y End Point Specification Command (09h) WMYE[D8:D0]

Data to be written to the GRAM will be masked according to the rectangular mask range designated by the coordinate points WMXS and WMYS together with WMXE and WMYE.

- The mask specified range must be within the GRAM access range.
- The following conditions must be satisfied, otherwise the displayed contents on the LCD will not be guaranteed.

 $WMXS \leq WMXE$   $WMYS \leq WMYE$ 

See Section 6.2.5 for information on the window mask function.

### Date Prepared :02/12/'09

### SPECIFICATIONS

FMT0371 <sub>A</sub>								
Total pages	_	Page	65					

#### 8.1.5 Bit Mask Function

Address	RW				Da	ta				
0 A h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
UAII	IK VV	Unused	Unused		BMSKR[5:0]					
Initial value 0 0 0 0 0					0	0				
0 B h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
0 6 11		Unused	Unused	BMSKG [ 5 : 0 ]						
Initial v	/alue	-	-	0	0	0	0	0	0	
0 C h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
0 C 11	IK VV	Unused	Unused		BMSKB[5:0]					
Initial v	/alue	-	-	0	0	0	0	0	0	

• Bit Mask Function 1 (0Ah)

BMSKR[D5:D0]: Specifies bit masks for 6-bit R.

• Bit Mask Function 2 (0Bh)

BMSKG[D5:D0]: Specifies bit masks for 6-bit G.

• Bit Mask Function 3 (0Ch)

BMSKB[D5:D0]: Specifies bit masks for 6-bit B.

The mask control of each bit used for 18-bit data is possible independently at the time of GRAM access, provided that the data is within the GRAM access range.

Respective RGB bits are processed as explained below.

Set to 0: Not masked.

The GRAM will be refreshed.

Set to 1: Masked

The GRAM will be masked and no data will be overwritten.

The bit mask processing is OR-processed with masking by the WDMSK input pin or window masking.

The mask or window mask function to be executed through the WDMSK input pin is valid for all bits. In either one of the functions is executed, the bit mask function will not work on any bits.

The bit mask function is, however, valid for all the specified GRAM access area. Therefore, the bit mask function will work on bits in any part where the mask function through the WDMSK input pin or the window mask does not work in the specified GRAM access area.

See Section 6.2.5 for information on the bit mask function.

# Date Prepared: 02/12/'09

	FMT0371 <sub>A</sub>								
Total pages		Page							

### 8.1.6 GRAM Interface Mode (0Dh)

Address	RW		Data								
0 D h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0		
	K W	Unused	Unused	Unused	Unused	Unused	RMWR	RGBIF	RMIF		
Initial	value	-	-	-	-	-	0	0	0		

• R G B S W [ D 3 ] : Bit which assign writing data from Host and RGB alignment swap of source driver. When swap assigned, data is swap at writing time to GRAM. So this command is reflected after GRAM is written. When "0" is selected, "without swap" is assigned.

R,G,B which are written from Host corresponds to source driver output ;YR, YG, YB.

When "1" is selected, "with swap" is assigned.

R,G,B which are written from Host is swapped to source driver output; YB, YG, YR.

When read active at swap assigned, it is swapped inversely and back into former writing data align. Then, it is read.

See Section 6.2.10 for information on the RGB swap function

### • RMWR[D2]: Specifies GRAM Write Port

This bit is used to control interface mode selection for image write data to the GRAM.

With this bit set to 0, the IC will be in CPU interface input mode, thus allowing image data to be written to the GRAM from the I/O or serial port of the CPU interface.

Make the following settings to select the I/O or serial port of the CPU Interface.

HOSTYP[1:0] set to [0:\*]: I/O port (Dxx pin) mode

HOSTYP[1:0] set to [1:\*]: Serial port (SIDA pin) mode

With this bit set to 1, the IC will be in RGB interface mode, thus allowing image data to be written to the GRAM from the input port (RGBDxx pin) of the RGB interface.

See Section 6.1.1 for information on the CPU interface.

• RGBIF[D1]: Specifies bus width for RGB interface access

This bit is used to select the access width of image data from the host while in RGB interface mode.

The specifications of the RGB interface are determined in the combination with the RMIF bit.

With the bit set to 0, the IC will be in 18-bit, 260000-color, single-time access mode or 16-bit, 65000-color, single-time access mode.

With the bit set to 1, the IC will be in 8-bit, 65000-color, two-time access mode or 6-bit, 260000-color, three-time access mode.

See Section 6.1.1 for information on the RGB interface.

#### • RMIF[D0]: Specifies GRAM interface mode

This bit is used to select 260000 or 65000 colors for the number of colors in transfer data to the GRAM from the host. When the IC is in CPU interface mode, the number of colors in transfer data to the GRAM will be determined

by the setting in the IFMODE[1:0] pin. When the IC is in RGB interface mode, the number of colors in transfer data to the GRAM will be determined by the bit in combination with the RGBIF bit.

With the bit set to 0, the IC will be in 18-bit, 260000-color mode.

With the bit set to 1, the IC will be in 16-bit, 65000-color mode.

While in 65000-color mode, the gradation LSB generation function (\*LSB[1:0]) will be enabled and dither processing will be performed to get quasi 260000 colors.

In 260000-color mode, the gradation LSB generation function will be ignored.

See Section 6.1.1 for information on the data bus width, interfacing with the GRAM and RGB.

See Section 6.2.8 for information on the gradation LSB function.

Binary display is valid only for R5, G5, and B5 GRAM data with no relationship to display color modes.

http://shop34333066.taobao.com.

# Date Prepared:02/12/'09

	FMT0371								
Total pages		Page	67						

### 8.1.7 Memory Write (0Eh)

Address	RW		Data								
٥٦٥	\/\	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0		
UEII	VV		Display RAM write								

This register is used to write the display RAM data.

The register specifies GRAM write from the host in the CPU interface mode.

Added data will be written to GRAM.

See Section 6.1.6 for information on the GRAM write access.

### 8.1.8 Memory Read (0Fh)

Address	RW		Data							
۸۲۵	R	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
UFN		Display RAM read								

This register is used to read the display RAM data.

The register initializes GRAM read operation to the host.

The added data will be the read data from GRAM.

Read operation through the RGB interface pin and serial interface pin is not possible.

Format of read data conforms to the bit configuration specifications like specifications of bus width.

The first read data is dummy read data. The valid data will be read at and after the second read command executed.

See Section 6.1.6 for information on the GRAM read access.

See Section 6.1.5 for the information on the data format for details of the data format used.

Total pages		Page	68		

### Date Prepared :02/12/'09

### 8.2 Display Control Command

### 8.2.1 Display Mode Control (10h)

Address	RW		Data								
1 0 h	D W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0		
1 0 11	R W	Unused	Unused	Unused	Unused	Unused	Unused	DISP	[1:0]		
Initial v	/alue		-	-	-	-	-	0	0		

• DISP[D1:D0]: Specifies display mode

This bit is used to control the display mode of the LCD.

- D1 D0 Display mode
- 0 Display interruption: Stops control signals to the LCD driver block and LCD panel.
- Whole screen white display: The whole screen of the LCD will be white (i.e., alternation is performed) regardless of GRAM data, partial display specification, or the GRAM access range. In this case, the LCD will always display white with DISPINV specification ignored.
- 1 0 Whole screen display: The whole screen will be displayed according to GRAM data.
- 0 Partial display: The designated range set by the MASK\* will not be displayed. Any part other than the designated range will be displayed according to the GRAM data.

#### Precautions for Display Interruption

- NOEV\* output from the gate driver block will be always set high and output from the gate driver will be at VOFF center voltage or VEE voltage.
- Output from the source driver block will be in Hi-Z output state with the NOEH set high.
- The output signal pin to the DC/DC block operates with valid register set value. If power supply is provided, there will be no power stoppage. The CKV\*, POL\*, and STV\* signals are continuously output. The VCOMEN\* output is fixed at low level.
- The NVSYNCO signal will be output continuously in internal or external sync mode specified.

All bit settings are reflected to the operation of the IC in V sync mode.

### 8.2.2 Display V Sync Mode Control (11h)

Ad	ddress	RW		Data								
	1 1 h	D W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0		
	1 1 11	FC VV	VSYMODE	Unused	Unused	Unused	Unused	Unused	Unused	Unused		
In	itial va	alue	0	1	-	-	-	-	-	-		

#### • VSYMODE[D7]: Specifies sync mode

This bit is used to select the sync mode of the LCD in display operation.

With the bit set to 0, the IC will be in internal sync mode and in self-running operation.

With the bit set to 1, the IC will be in external sync mode and in synchronization with sync signal input through the NVSYNCI.

In external sync mode, the NVSYNCO will output the NVSYNCI sampled by the oscillation clock without any modification.

The bit must be set to 0 if the V sync signal is not provided from the external source.

If the V sync signal (NVSYNCI) is not provided while in external V sync mode, the vertical system counter will keep its status on hold and stop driving the LCD panel.

When setting this bit while the LCD is in display operation, the IC will stop driving the LCD panel temporarily for the reception of the V sync signal but not longer than a 1V period.

To set the IC operating in external sync mode to internal sync mode, this bit will reflect in synchronization with the V sync signal. Therefore, the bit must be set before the next V sync input is turned on. Stop the NVSYNCI after this bit is turned on and the V sync signal is input at least once.

See Section 6.3.5 for information on the control of synchronization with the host.

		http://shop34333066.taobao.com.
ESTABLISHED	REVISED	11.tp.//shop34333000.ta00a0.com.

### Date Prepared: 02/12/'09

### SPECIFICATIONS,

	FMT0371 <sub>A</sub>									
Total pages		Page	69							

### 8.2.3 Display Data Reverse Control (12h)

Address	R W		Data								
1 2 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0		
1 2 11		Unused	Unused	Unused	Unused	Unused	Unused	Unused	DISPINV		
Initial v	alue	-	-	-	-	-	-	-	0		

• DISPINV[D0]: Specifies the reversion of display data

This bit is used to select the reverse control of display data written to the GRAM.

With the bit set to 0, the IC will be in normal mode with data output without being reversed.

When the POL polarity is high, the source driver block will read reversed RGB data from the GRAM.

When the POL polarity is low, the data will be read as it is.

With the bit set to 1, the IC will be in reverse mode with reversed data output.

When the POL polarity is low, the source driver block will read reversed RGB data from the GRAM.

When the POL polarity is high, the data will be read as it is.

This bit is valid only for the stored data in the GRAM, and not valid for whole screen white or refresh white display. That is, at the time of partial display, the control of this bit enables the negative-to-positive reversion in the effective display part, but the white display in the non-display part will remain unchanged.

The source driver usually selects the LCD display of normally white.

When the source driver is in normally black mode, whole screen white display will change to whole screen black, while partial refresh white display will change to refresh black. The effective screen, however, enables negative-to-positive reversion, thus displaying correctly with proper settings.

The level of VCOM output will be low with the POL set low.

The level of VCOM output will be high with the POL set high.

Select VCOM output under these preconditions. The MN863485 abides by the preconditions.

### 8.2.4 Partial Scroll Display Control (13h)

Address	R W	Data							
1 2 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
1 3 11	IK VV	Unused	Unused	Unused	Unused	Unused	Unused	Unused	SCRON
Initial v	alue	-	-	-	-	-	-	-	0

#### • SCRON[D0]: Specifies partial scroll display

This bit is used to select partial scroll display.

With the bit set to 0, the IC will be in normal mode and no scroll is performed.

With the bit set to 1, the IC will be in partial scroll mode. Then the number of lines set in partial scroll setting 1 SCRN[7:0] will be scrolled.

If the number of SCRN lines is increased gradually per frame, the partial scroll area will look scrolled.

When this bit is cleared, the display will return to normal regardless of SCRN, SCRS, or SCRE settings. Bit settings will be reflected on the operation of the IC in synchronization with the V sync signal.

See Section 6.3.3 for the definitions of the validity, execution, and detailed operation of partial scrolling.

# Date Prepared: 02/12/'09

Total Page 70

### 8.2.5 Gradation LSB Control (14h)

Address	RW		Data								
1 1 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0		
1 4 N	K VV	Unused	Unused	Unused	Unused	RLSB	[1:0]	B L S B [	1:0]		
Initial v	alue		-	-	-	0	0	0	0		

### • RLSB[D3:D2]: Specifies R's LSB control

This bit is used to select the function of dither processing the R's LSB (R0) data while in 65000-color mode. The bit will be enabled with the RMIF bit set to 1 (while in 65000-color mode). The bit will be ignored when the RMIF bit is set to 0 (while in 260000-color mode).

#### D3 D2

0 0 : The R0 value stored in the GRAM will be read as it is.

1 : The stored R0 data in the GRAM will be non-reversed and reversed by turns.
 1 : The stored R0 data in the GRAM will be reversed and non-reversed by turns.

1 : R0 data based on R5 data is non-reversed and reversed or reversed and non-reversed frame by frame.

### • BLSB[D1:D0]: Specifies B's LSB control

This bit is used to select the function of dither processing the B's LSB (B0) data while in 65000-color mode. The bit will be enabled with the RMIF bit set to 1 (while in 65000-color mode). The bit will be ignored when the RMIF bit is set to 0 (while in 260000-color mode).

#### D1 D0

0 : The B0 value stored in the GRAM will be read as it is.

1 : The stored B0 data in the GRAM will be non-reversed and reversed by turns.
 1 : The stored B0 data in the GRAM will be reversed and non-reversed by turns.

1 : The stored B0 data in the GRAM will be non-reversed and reversed or reversed and non-reversed frame by frame.

See Section 6.2.8.

### 8.2.6 Specification of Display Start Line Address (15h)

Address	R W		Data							
1 5 h	RW	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
1 5 11	K W				LAS[	7:0]				
Initial v	alue	0	0	0	0	0	0	0	0	

#### • LAS[D7:D0]: Specifies display start line address

This bit is used to specify in which line on the LCD the 0th-line display data of the GRAM should be displayed. The count increases from the specified register value. When the count reaches the register value (GSL) of the number of specified lines in the Y direction, the display line of the LCD will be looped back to 0.

The following condition must be satisfied.

 $0 \le LAS$  line position < Number of GSL lines

See Section 6.2.7.

FMT0371

Total Page 71

### 8.2.7 Partial Scroll Specification

Address	RW	Data								
1 6 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
1 0 11	K VV	S C R N [ 7 : 0 ]								
Initial v	alue	0	0	0	0	0	0	0	0	
1 7 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
1 / 11		SCRS[7:0]								
Initial v	alue	1	1	1	1	1	1	1	1	
1 8 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
					SCRE	[7:0]				
Initial v	alue	1	1	1	1	1	1	1	1	

• Partial Scroll Setting 1 (16h)

Date Prepared: 02/12/'09

SCRN[D7:D0]: Specifies number of scroll lines

• Partial Scroll Setting 1 (17h)

SCRS[D7:D0]: Specifies line of scroll start position

• Partial Scroll Setting 1 (18h)

SCRE[D7:D0]: Specifies line of scroll end position

The SCRN bit is used to specify the number of lines to be scrolled, the SCRS bit is used to specify the base line i.e. start line, and the SCRE bit is used to specify the end line.

The GRAM is read from a base line position obtained by adding the number of lines specified by the SCRN to the display line position on the LCD specified by the SCRS. When the GRAM reading reaches to the end line specified by the SCRE, the display of the LCD will be looped back to the base line.

The LCD will be scrolled in synchronization with the V sync signal when the SCRON is set.

If the SCRN is specified at certain frame intervals with the number of SCRN lines increased constantly, the screen will be displayed or scrolled between the SCRS and SCRE positions.

The following conditions must be satisfied.

LSA < SCRS < SCRE

SCRN ≤ SCRE - SCRS < Number of GSL lines

See Section 6.3.3 for the definitions of the validity and execution of partial scrolling.

# Date Prepared:02/12/'09 SPECIFICATIONS Total pages — Page 72

### 8.2.8 Specification of Partial Display

Address	R W	Data										
1 9 h	RW	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0			
1 9 11	K VV		MASKS1[7:0]									
Initial v	alue	1	1	1	1	1	1	1	1			
1 A h	RW	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0			
IAII	K W	MASKE1[7:0]										
Initial v	alue	1	1	1	1	1	1	1	1			
1 B h	RW	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0			
I D II		MASKS2[7:0]										
Initial v	alue	1	1	1	1	1	1	1	1			
1 C h	RW	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0			
I C II					MASKE2	2[7:0]						
Initial v	alue	1	1	1	1	1	1	1	1			
1 D h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0			
1011			_	_	RFR[	7:0]						
Initial v	alue	0	0	0	0	1	1	1	0			

• Partial Display Specification 1 (19h)

MASKS1[D7:D0]: Non-display start position 1

• Partial Display Specification 2 (1Ah)

MASKE1[D7:D0]: Non-display end position 1

• Partial Display Specification 3 (1Bh)

 $MASKS2[D7:D0]{:}\ Non-display\ start\ position\ 2$ 

• Partial Display Specification 4 (1Ch)

MASKE2[D7:D0]: Non-display end position 2

• Partial Display Specification 5 (1Dh)

RFR[D7:D0]: Specifies refresh cycle of partial display

1) The MASKS1, MASKE1, MASKS2, and MASKE2 bits are used to specify the start and end points of the non-display area on the LCD.

Settings on these registers will be enabled in synchronization with the (internal or external) V sync signal, provided that the MASKE1 register has been set. Settings only in the other registers will not be reflected.

After the other registers (i.e., MASKS1, MASKE1, MASKS2, and MASKE2) are set, make settings in the MASKE1 register

2) The RFR bits are used to set the refresh cycle of partial display.

The refresh rate is set to 0 to FEh (254) + 1.

The register set value must be always an even number.

If odd numbers are used, the refresh portion will not be alternated.

Example: If the set value is 0Eh, refresh white (alternated white display) will be written to the non-display lines in the partial display at 15-frame intervals. (0Eh + 1 = 15 frames)

Like blanking periods, no data will be written to the LCD from the source or gate to the LCD during non-display periods, but the source and gate will operate according to the instructions of the OEHE and VCOME. Therefore, if even numbers are specified, the polarity of refresh white to be written will not be alternated between frames, which will result in the deterioration of image quality.

If partial display is selected in the display control bit DISP, the display will be performed in synchronization with the V sync signal. Then, the refresh white display of the effective display and non-display part will be reflected on the first frame. The effective display and non-display processing of data will be repeated from the second frame according to the specified number of frames and displayed at the RFR-specified refresh times.

FFh is a special value for LCD panel evaluation if it is set in the RFR bits. In that case, the LCD will not be refreshed in the partial display mode.

See Section 6.3.2.

		http://shop34333066.taobao.com.
ESTABLISHED REV	/ISFD	11ttp://s110p34333000.ta00a0.com.

FMT0371

Total Page 73

#### 8.2.9 H Cycle Specification (1Eh)

Date Prepared: 02/12/'09

Α	ddress	RW				Da	ta			
	1 E b	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
	1 E h	K W	Unused	Unused	Unused		ŀ	HCNT[4:0	]	
Ir	nitial va	alue	-	-		0	1	0	1	1

• HCNT[D4:D0]: Specifies number of 1H clock pulses

This bit is used to specify the number of clock pulses for every 1H period.

HCNT bit: Set to the number of desired 1H clock pulses – 1

To set 11 clock pulses  $(1/206.6 \text{ kHz} \times 11 = 53.2 \text{ }\mu\text{s})$  for the 1H period, specify the HCNT to 0Ah.

Eight to 24 clock pulses can be specified.

While in external sync mode, however, the display of the LCD will not be guaranteed unless the number of vertical lines specified by the HCNT is the same as or larger than the number of GSL-specified lines plus 8H.

Example: HCNT value while in external sync mode with GSL set to 240 lines at 60 Hz is determined as follows.

$$HCNT < (206.6 \text{ kHz} \times 0.9) / \{60 \text{ Hz} \times (GSL: 240H + 8H)\}$$
  
< 12.5

Therefore, the HCNT will be 13 clock pulses or less.

The above calculation does not take the fluctuation of clock pulses into consideration. For practical calculation, consider the fluctuation of clock pulses and temperature changes.

#### 8.2.10 V Cycle Specification (1Fh)

Address	RW				Da	ta			
1 E b	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
1 - 11	IK VV				V C N T	[9:2]			
Initial v	alue	0	1	0	0	1	0	1	0

• VCNT[D7:D0]: Specifies number of H's for 1V periods

This bit is used to specify the length of blanking during vertical periods while the IC is self-running.

While in external sync mode, the set value will be ignored. Instead, the V sync length will be specified by the external sync cycle. This counter is a 10-bit counter with the upper eight bits set.

$$1V = (VCNT + 1H) \times 4$$

Specify between 00h and FFh with a variable range between 4H and 1024H.

The display of the LCD will not be guaranteed unless the number of lines specified is the same as or larger than the number of GSL-specified lines plus 8H.

VCNT values specified while in self-running mode

GSL specification VCNT specif	ication v	' cvcle
-------------------------------	-----------	---------

160 lines	29h min.	168H min.
176 lines	2Dh min.	184H min.
192 lines	31h min.	200H min.
220 lines	38h min.	228H min.
240 lines	3Dh min.	248H min.

FMT0371

Total Page 74

# 8.3 LCD Driver Control Command

Date Prepared: 02/12/'09

#### 8.3.1 Driver Operation Setting 1 (20h)

Address	RW				Da	ta			
2 0 h	D W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
2 0 11	K W		GSL[2:0]		GDIR	GSCN	GCHS	[1:0]	Unused
Initial v	alue	1	1	0	0	0	0	0	1

• GSL[D7:D5]: Sets number of output pins of gate driver

These bits are used to set the number of output pins of the gate driver according to the GSL bit setting.

Set 1 to the [D7] of GSL[2] of the MN838893.

MN	1838	8893		MN	838	<u>892</u>	
D7	D6	D5		D7	D6	D5	
1	0	Х	192 outputs	0	0	Х	160 outputs
1	1	0	220 outputs	0	1	Х	176 outputs
1	1	1	240 outputs				

• GDIR[D4]: Shift direction of gate driver

This bit is used to specify the scan direction of the gate driver of the MN863485 according to the GDIR bit setting.

With the bit set to 0, the shift direction in the normal scan direction of the gate driver will be specified.

The gate driver will shift in the direction of Channel 240 from Channel 1.

With the bit set to 1, the shift direction in the reverse scan direction of the gate driver will be specified.

The gate driver will shift in the direction of Channel 1 from Channel 240.

• GSCN[D3]: Specifies scan mode of gate driver

This bit is used to specify the scan method of the gate driver.

With the bit set to 0, the single-side of panel connection mode will be specified.

With the bit set to 1, the both-side of panel connection mode will be specified.

• GCHS[D2:D1]: Specifies output channel position of gate driver

These bits are used to specify the output channel position of the gate driver.

These bits are enabled only when the GSCN is set to 0. When the GSCN is set to 1, set these bits to 00.

The output pin of the gate varies with the GSL bit setting.

For details, see the output position settings for the gate driver.

D2	D1		
0	0	Center output disabled	
0	1	X240-side output disable	i
1	0	X1-side output disabled	
1	1	Setting prohibited	(Disabled pins output VEE or VOFF according to the setting.)

FMT0371

Total Page 75

### 8.3.2 Driver Operation Setting 2 (21h)

Α	ddress	RW				Da	ta			
	2 1 h	D W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
	2 1 11	IK VV	FRPOL	9	SAMP[2:0		AMPSWON	AMPON	COL	RSWON
In	nitial va	alue	0	0	1	1	0	0	1	1

• FRPOL[D7]: Specifies alternation drive mode

Date Prepared: 02/12/'09

This bit is used to set the LCD drive method to frame reversion or 1H/1F reversion.

With the bit set to 0, the drive method will be set to 1H/1F reversion alternation drive.

With the bit set to 1, the drive method will be set to frame reversion alternation drive. Alternation driving at 1H intervals will not be performed.

1H/1F Reverse Alternation Drive Operation

- The POL\* signal is a signal output that alternates at 1H/1F intervals based on the POL polarity.
- The VCOMEN\* signal operates according to the VCOMON and VCOME bit settings.

Frame Reversion Alternation Drive Operation

- The POL\* signal is a signal output that alternates based on the POL polarity with a single frame reversed.
- The VCOMEN\* signal operates according to the VCOMON and VCOME bit settings.
- SAMP[D6:D4]: Sets drive capability of operation amplifier of source driver

These bits are used to specify the capability of the operation amplifier of the source driver.

 $\label{eq:D5:D4} \begin{array}{l} \text{D6:D5:D4} = \text{``000''}: Stops operational amplifier} \\ \text{``001''}: Capability <\!Low\!> \end{array}$ 

"010":

"100": Standard setting is 011.

"101": Capability < High> Settings of 110 and 111 are prohibited.

Select the best level according to the load of the LCD.

• AMPSWON[D3]: Drive timing control of source driver during gradation drive

The drive timing of the LCD panel is controlled by the output amplifier circuit of the source driver when starting display in gradation drive control.

With the bit set to 0, the LCD will be driven 1H before the LCD starts displaying.

With the bit set to 1, the LCD will be driven 4H before the LCD starts displaying.

The output of the source driver is in Hi-Z state before the source driver comes into drive operation.

• AMPON[D2]: Amplifier control of source driver

This bit is used to stop the output amplifier circuit of the source driver while the NOEH signal is at high level or let the amplifier operate continuously regardless of the NOEH signal.

With the bit set to 0, the amplifier circuit of the source driver will stop according to the NOEH signal.

The output of the source driver will be in Hi-Z state at that time.

With the bit set to 1, the amplifier circuit of the source driver will not stop regardless of the NOEH signal. The amplifier circuit will operate continuously.

While the NOEH is at high level, however, only the output of the source driver will be in Hi-Z state.

• COL[D1]: Specifies gradation of the source driver

This bit is used to set the output of the source driver to multi-valued gradation drive output or binary drive output.

With the bit set to 0, the binary drive control of the source driver will be performed.

At that time, the image data of only the uppermost GRAM bits (R5, G5, and B5) will be set to ON (1) and OFF (0).

At that time, the D/A converter and amplifier circuit of the source driver will be stopped.

With the bit set to 1, the multi-valued gradation drive control of the source driver with all GRAM bits used will be performed for 6-bit RGB gradation display.

• RSWON[D0]: Specifies connection of VREF resistor of source driver

This bit is used to control the connection of the source driver to the VREF resistor during blanking periods while in gradation drive operation. This bit will be ignored while in binary display mode with the COL bit set to 0.

With the bit set to 0, the connection of the source driver to the VREF resistor will be cut off during blanking periods with the NOEH signal set high.

With the bit set to 1, the connection of the source driver to the VREF resistor will be turned on while in gradation display mode.

Total \_\_\_

Total Page

FMT0371

76

#### 8.3.3 NOEV Control Settings

Date Prepared: 02/12/'09

Address	RW				Da	ta			
2 2 h	RW	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
2 2 11	IK VV	Unused	Unused	Unused	OEVA[4:0]				
Initial v	alue	-	-	-	0	0	0	0	0
2 3 h	RW	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
2 3 11	K VV	Unused	Unused	Unused		(	DEVN[4:0]	]	
Initial v	alue	-	-	-	0	0	0	0	0

• NOEV Assertion Timing Setting (22h)

OEVA[D4:D0]: Specifies NOEV assertion timing

• NOEV negation timing setting (23h)

OEVN[D4:D0]: Specifies NOEV negation timing

These bits are used to set the control signal timing in the ON periods of the gate driver.

The timing is set by the number of internal oscillation clock pulses. If the number of clock pulses is not set within the number of clock pulses corresponding to a 1H period, no assertion or negation will be possible.

OEVA > OEVN: Waveform will be reversed.

OEVA = OEVN: Priority will be given to negation, and NOEV\* will be high-level output.

OEVN ≥ HCNT bit value + 1: Negation will not be possible. The NOEV\* will be low-level output.

OEVA ≥ HCNT bit value + 1: Assertion will not be possible. The NOEV\* will be high-level output.

Both OEVA and OEVN  $\geq$  HCNT bit value + 1: Assertion or negation will not be possible. The NOEV\* will keep the previous status on hold.

During the blanking periods, however, high-level output will be turned on regardless of the OEV\* setting for the non-display periods of partial display (except for refresh white display periods).

#### 8.3.4 NOEH Control Settings

Address	R W				Da	ta			
2 4 h	R W	D 7	D 6 D 5		D 4	D 3	D 2	D 1	D 0
		Unused	Unused	Unused		(	DEHA[4:0	]	
Initial v	alue	-		-	0	0	0	0	0
2 5 h	RW	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
2 3 11	K VV	Unused	Unused	Unused		(	DEHN[4:0]	]	
Initial v	alue	-	-	-	0	0	0	0	0

• NOEH Assertion Timing Setting (24h)

OEHA[D4:D0]: Specifies NOEH assertion timing

• NOEH negation timing setting (25h)

OEHN[D4:D0]: Specifies NOEH negation timing

These bits are used to set the control signal timing in the ON periods of the source driver.

The timing is set by the number of internal oscillation clock pulses.

If the number of clock pulses is not set within the number of clock pulses corresponding to a 1H period, no assertion or negation will be possible.

OEHA > OEHN: Waveform will be reversed.

OEHA = OEHN: Priority will be given to negation, and NOEH\* will be high-level output.

OEHN ≥ HCNT bit value + 1: Negation will not be possible. The NOEH\* will be low-level output.

OEHA ≥ HCNT bit value + 1: Assertion will not be possible. The NOEH\* will be high-level output.

Both OEHA and OEHN  $\geq$  HCNT bit value + 1: Assertion or negation will not be possible. The NOEH\* will keep the previous status on hold.

During the blanking periods, however, NOEH control will be processed according to the OEHON/OEHE bit settings regardless of the OEH\* setting for the non-display periods of partial display (except for refresh white display periods). During the extension period by the OEHE bit setting, NOEH control will be performed according to the above OEHA/OEHN settings. In other periods, high-level output will be obtained.

FMT0371

Total Page 77

# 8.3.5 Source Driver Drive Expansion Settings (26h)

Date Prepared: 02/12/'09

Address	RW				Da	ta			
2 6 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
2 0 11	IK VV	BLKSD	OEHON			OEHE	[5:0]		
Initial v	/alue	1	0	0	0	0	0	1	0

• BLKSD[D7]: Drive data setting while in continuous source drive operation during V blanking periods (including non-display periods of partial display)

With the bit set to 0, the source driver will output drive data at VREFH level.

With the bit set to 1, the source driver will output drive data at VREFL level.

• OEHON[D6]: Specifies source driver driving during V blanking periods (including non-display periods of partial display)

 $This \ bit \ is \ used \ to \ specify \ source \ driver \ driving \ during \ V \ blanking \ periods \ (including \ non-display \ periods \ of \ partial \ display).$ 

With the bit set to 0, during the transition from the effective display area to the V blanking period and to the non-display period, expansion processing is performed to drive the LCD according to the OEHE specification. After completion of expansion processing, the NOEH will be fixed at high-level output regardless of OEHA or OEHN bit settings.

With the bit set to 1, output from the source driver will be always turned on. The NOEH will be output according to OEH\* bit setting regardless of V blanking period setting or non-display area setting in partial display mode.

• OEHE[5:0]: Specifies number of continuous lines of source driving during V blanking periods

This bit is used to specify the number of continuous lines of source driving during the V blanking period (including the non-display period in partial display mode).

The extension of the drive period of source driver will be set between 0 and 63 lines after writing data in the last display line in whole screen display mode (or the refresh display period in partial display mode) or after writing data in the last display line in each display area when shifting from the display area to the non-display area in partial display mode.

This specification will be ignored when the OEHON bit is turned on.

A single line is a 1H period specified by the number of CKV\* clock pulses.

If drive extension by the OEHE, the display start point of the next frame, and the start of display from the state of non-display in partial display mode overlap due to V cycle condition, extension processing will be interrupted and image display will take precedence.

In the above explanation, non-display in partial display mode refers to any period of non-display or display interruption.

There is no difference in IC control between the refresh operation and whole screen display operation of the IC.

#### 8.3.6 VCOM Drive Expansion Settings (27h)

Address	RW				Da	ta			
2 7 h	D W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
2 7 h	R W	Unused	VCOMON			VCOME	[5:0]		
Initial va	alue	-	0	0	0	0	0	0	1

• VCOMON[D6]: Specifies VCOM drive method during V blanking

This bit is used to select the VCOM center voltage output by specifying the VCOME for VCOM driving during the V blanking period or continuous VCOM driving with the VCOMEN\* fixed at low-level output.

With the bit set to 0, the VCOM will be driven according to the VCOME setting.

With the bit set to 1, the VCOM will be driven continuously.

• VCOME[D5:D0]: Specifies number of continuous lines of VCOM driving during V blanking periods
This bit is used to specify the number of continuous lines of VCOM driving during the V blanking period.

The extension of the VCOM drive period after writing data in the last display line can be set between 0 and 63 lines. That is, the VCOMEN\* cancel line position after the end display line is written can be specified.

A single line is a 1H period specified by the number of CKV\* clock pulses.

If drive extension by the VCOME, the display start point of the next frame, and the start of display from the state of nondisplay in partial display mode overlap due to V cycle condition, extension processing will be interrupted and image display will take precedence.

http://shop34333066.taobao.com.

FMT0371

Total Page 78

## 8.4 Image Quality Adjustment Command

#### 8.4.1 RGB Brightness Adjustments

Address	RW				Da	ta			
2 8 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
2 0 11	IK VV	Unused	Unused			RADJ	[5:0]		
Initial v	/alue	-	-	0	0	0	0	0	0
2 9 h R	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
2 9 11	IK VV	Unused	Unused			GADJ	[5:0]		
Initial v	/alue	-	-	0	0	0	0	0	0
2 A h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
ZAII	IK W	Unused	Unused			BADJ	[5:0]		
Initial v	/alue	-	-	0	0	0	0	0	0

• R Adjustments (28h)

Date Prepared :02/12/'09

RADJ[D5]: Specifies data addition and subtraction

RADJ[D4:D0]: Specifies the quantity of data for R adjustments

• G Adjustments (29h)

GADJ[D5]: Specifies data addition and subtraction

GADJ[D4:D0]: Specifies the quantity of data for G adjustments

• B Adjustments (2Ah)

BADJ[D5]: Specifies data addition and subtraction

BADJ[D4:D0]: Specifies the quantity of data for B adjustments

This bit is used to perform addition and subtraction processing of R, G, and B independently when reading RGB display data stored in the GRAM. Therefore, the contents of the GRAM will keep saved write values. This bit enables white balance adjustments and brightness adjustments to the LCD.

The D5 bit is specified as follows:

With the bit set to 1, the bit value specified by [D4:D0] will be subtracted from GRAM data and displayed. With the bit set to 0, the bit value specified by [D4:D0] will be added to GRAM data and displayed.

The result of addition or subtraction will be a maximum of 3Fh or a minimum of 00h regardless of whether the actual value is larger than 3Fh or smaller than 00h.

See Section 6.3.4.

FMT0371

Total Page 79

#### 8.4.2 RGB Gamma Adjustments

Date Prepared :02/12/'09

		D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0		
3 1 h	W	Unused		MP1[2:0	]	Unused	(	MN1[2:0			
Initial v	alue	-	1	0	0	-	1	0	0		
3 2 h	w	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0		
3 2 11	VV	Unused		GMP2[2:0	]	Unused	(	MN2[2:0]			
Initial v	alue	-	1	0	0	-	1	0	0		
* * h	w	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0		
^ ^ II	VV	Unused	GMPr	n [2:0] n=	1 to 62	Unused	GMNr	n [2:0] n=1	to 62		
Initial v	alue	-	1	0	0	-	1	0	0		
6 D h	w	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0		
0 0 11	vv	Unused	G	MP61[2:0	]	Unused	G	MN61[2:0	]		
Initial value		-	1	0	0	-	1	0	0		
6 E h	w	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0		
0 = 11	۷۷	Unused	G	MP62[2:0	]	Unused	G	MN62[2:0	]		
Initial v	alue	-	1	0	0	-	1	0	0		

#### • Gamma Adjustments (31h to 6Eh)

GMPn [D6:D4]: Gamma correction control while in positive polarity drive operation (with the POL set low). GMNn [D2:D0]: Gamma correction control while in negative polarity drive operation (with the POL set high).

n: 1 to 62, corresponding to gamma adjustment address of 30h + n

This bit is used to make gamma adjustments to the source driver.

There are 63 gamma adjustments for the positive polarity and negative polarity use respectively, each of which is variable independently, which makes it possible to provide optimum gamma characteristics according to the display mode and characteristics of the LCD.

The gamma center value varies with the configuration of the LCD and material of the LCD while each bit value is 04h. The gamma characteristics are designed so that they will be close to 2.0, provided that standard LCD materials and configuration are used.

See Section 6.5.4.

Note ) Above "n" shows number of gray scale potential between VREFH – VREFL. Number of scale : "VREFH" = 0 ( $V_0$ ), "n=1" = 1 ( $V_1$ ), ••• "N=62" = 62 ( $V_{62}$ ), "VREFL" = 0 ( $V_0$ )

For the resister setting value and gray scale potential, "100" as a standard, when set the value to "+", the potential is adjusted "+" side, when set the value to "-", adjusted "-" side.

Based on the above , to do adjustment, keeping the voltage which apply to Crystal Liquid at positive and negative potential, if n scale of positive potential adjust to +1 from "100", 63-n scale(negative potential) need to adjust to -1 from "100".

Example ) Adjust GRAM data "03" gray scale:

Gray scale potential of positive electrode driving: 3rd scale  $(V_3)$ , Gray scale potential of negative electrode driving: 63-n = 60th scale  $(V_{60})$ 

GMP3 "101", GMN60 "011"

Only writing is available, and unable to read.

FMT0371

Total Page 80

Date Prepared :02/12/'09

#### 8.5 Commands for Power Supply System

#### 8.5.1 Operation Mode Specification for Power Supply System (70h)

Address	RW		Data									
7 0 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0			
7 0 11	K VV	OSCON	DDCKON	DDCKF	[1:0]	VGMG		DDC[2:0]				
Initial v	alue	0	0	0	0	0	0	0	0			

• OSCON[D7]: Output control of original oscillation clock pulses

This bit is used to turn the original oscillation clock of the controller oscillation circuit on and off.

With the bit set to 0, the clock will stop oscillating.

With the bit set to 1, the clock will start oscillating.

The bit will be set to 0 by default after the IC is reset or the software reset is issued, in that case, the original oscillation clock will be interrupted.

It will take 3 ms for the stabilization of the clock after the bit is turned on.

Do not set registers that use the original oscillation clock until the oscillation is stabilized.

When the original oscillation clock starts oscillating, the CKV\*, POL\*, STV\*, and NVSYNCO will be output continuously.

The expected waveform value will not be, however, guaranteed within 3 ms.

While the original oscillation clock is oscillating, the CKV\*, POL\*, STV, and NVSYNCO will not stop.

The cycle of the NVSYNCO follows the VCNT and VSYMODE bit settings.

• DDCKON[D6]: Step-up voltage clock output control

This bit is used to control DC/DC clock output.

With the bit set to 0, the DC/DC clock output will stop while the DDCK\* clock output pin will be fixed at low level. With the bit set to 1, DC/DC clock pulses will be output from the DDCK\* pin according to the DDCKF bit setting.

• DDCKF[D5:D4]: Sets frequency dividing ratio of step-up voltage clock DDCK

These bits are used to control the output frequency of the DC/DC clock.

D5 D4

0 0 : 1H = 206.6 kHz/(HCNT+1) = 18.8 kHz (HCNT=0Ah)

0 1 : Original oscillation clock  $\times$  1/4 =206.6 kHz/4=51.7 kHz

1 0 : Original oscillation clock  $\times$  1/2=206.6 kHz/2=103.3 kHz

1 : Original oscillation clock  $\times$  1 =206.6 kHz/1=206.6 kHz

With these bit both set to 0, the frequency varies according to the HCNT bit settings.

No other set values will change because the frequency of original oscillation is directly divided.

• VCMG[D3]: Sets VCOM output and VOFF output of MN863485

This bit is used to control the VCOM output and VOFF output of the MN863485.

With the bit set to 0, the VCOM output and VOFF output are fixed at ground level regardless of POL\* or VCOMEN\* setting.

With the bit set to 1, the outputs will be normal according to each control register setting.

By setting this bit to 0 when the IC is turned on, unstable voltage will not be input into the LCD panel from the VCOM or VOFF line.

• DDC[D2:D0]: Sets usage of step-up voltage clock of MN863485

These bits are used to adjust the capability of the voltage step-up circuit by setting the usage of the voltage step-up clock of the MN863485.

Following frequency dividing modes are available by bit settings.

D2 D1 D0

 $0 \quad 0 \quad 0 \quad : DDCK$ 's input is used as it is.

0 0 1 : Frequency dividing pattern 1

1 1 0 : Frequency dividing pattern 6

1 1 : Frequency dividing pattern 7

See the Specifications of the MN863485 for frequency dividing pattern settings in detail.

		http://shop34333066.taobao.com
CHEDI ISHED	REVISED	1 mtp.//snop34333000.ta0ba0.com

# Date Prepared:02/12/'09 SPECIFICATIONS Total pages — Page 81

#### 8.5.2 Command Transfer to MN863485 (71h)

Address	RW				Data									
7 1 h	D W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0					
7 1 11	IK VV	Unused	[	DIDX[2:0	]	XDON	DSCG	SLP	DTRN					
Initial v	alue	-	0	0	0	0	0	0	0					

• DIDX[D6:D4]: Specifies command transfer to MN863485

These bits are used to specify registers for command transfer to the MN863485.

The following transfer is available by bit settings.

D6 D5 D4 0 0 0 : Power control 0 0 1 : Voltage setting 1 0 : Voltage setting 2 0 1 1 : Voltage setting 3 0 1 0 0 : Display setting 1 1 : Test register 1 0 1 1 1 : Reset register

When turning the IC on after resetting (hardware or software resetting), use the following sequence to ensure each register setting.

Voltage setting  $1 \rightarrow \text{Voltage setting } 2 \rightarrow \text{Voltage setting } 3 \rightarrow \text{Power control}$ 

See Section 7.1.6 or the Specifications of the MN863485.

• XDON[D3]: All-ON control of gate driver

This bit is used to set all the output pins (including the X0 and X241 pins) of the gate driver to VGG voltage or normal output.

With the bit set to 0, normal output will be obtained.

With the bit set to 1, all the gate pins will be turned on (fixed at VGG voltage).

The level is higher than the OEV\* and this control takes precedence over all gate driver operations.

• DSCG[D2]: Specifies power supply IC discharge

This bit is used to discharge electricity from the power supply IC.

With the bit set to 0, the IC will be in normal operation.

With the bit set to 1, electricity will be discharged from the power supply IC.

With the bit set to 1, DIDX[000] (all zeros) will be issued to stop the operation of the DDCK. Then the DC/DC side will start discharging the electricity in the voltage step-up capacitance.

• SLP[D1]: Sleep mode control

This bit is used to set the IC to sleep mode.

With the bit set to 0, the IC will be in normal operation.

With the bit set to 1, the IC will be set to sleep mode.

With the bit set to 1, DIDX[000] (all zeros) will be issued to stop the operation of the DDCK. Simultaneously, DSCG bit setting will be possible.

While in sleep mode, the IC will operate as explained below.

- The DC/DC, source, and gate output blocks will stop operating.
- Unless software or hardware resetting is performed, registers set for the controller will be kept on hold.
- The original oscillation clock will oscillates (with the POL\*, CKV\*, and STV\* output.)
- DTRN[D0]: Serial transfer control to the MN863485

This bit is used for the serial transfer of control commands to the MN863485.

With the bit set to 0, the IC will stand by.

With the bit set to 1, the transfer of control commands will start.

With the DTRN bit set to 1 and control commands are issued, serial transfer of the commands to the MN863485 will be performed. Approx.  $110 \,\mu s$  after completion of serial transfer of the commands, the bit will be automatically cleared and set to 0.

		http://shop34333066.taobao.con
ESTABLISHED	REVISED	11.17.5110p3+333000.ta00a0.com

# Date Prepared:02/12/'09

FMT0371

Total Page 82

#### 8.5.3 Power Control of MN863485 (72h)

(Run/Stop Control and Multiplication and Capability Adjustments of Voltage Step-up Circuit and Operational Amplifier)

Address	RW		Data									
7 2 h	RW	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0			
/ 2 11	IK W	CPA[	1:0]	CPB[	1:0]		AMP[	3:0]				
Initial v	alue											

• CPA[D7:D6]: Sets voltage step-up circuit 1

These bits are used to make settings for voltage step-up circuit 1.

D7 D6

0 : Voltage step-up circuit is not in operation.
1 : Voltage step-up circuit is not in operation.

0 : See Specifications of MN863485.
 1 : See Specifications of MN863485.

• CPB[D5:D4]: Sets voltage step-up circuits 3 and 4

These bits are used to make settings for voltage step-up circuits 3 and 4.

D5 D4

 $0 \quad 0$ : Voltage step-up circuit is not in operation.

0 1 : Voltage step-up circuit is not in operation.

1 0 : See Specifications of MN863485.

1 1 : See Specifications of MN863485.

• AMP[D3:D0]: Capability adjustments to operational amplifier of power supply IC.

These bits are used to stop or make capability adjustments to the operational amplifier of the power supply IC.

D3 D2 D1 D0

0 0 0 O : Operational amplifier is not in operation.

0 0 1 : See Specifications of MN863485.

1 1 0 1 : Setting prohibited.

1 1 0 : Setting prohibited.

1 1 0 : Setting prohibited.

See the Specifications of the MN863485 for the details of the above register settings.

FMT0371

Total Page 83

#### 8.5.4 Power Supply Settings

Date Prepared: 02/12/'09

Address	RW				Da	ta			
7 3 h	D W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
/ 3 11	R W	Unused	Unused	Unused	Unused		AVD[	3:0]	
Initial v	alue	-	-	-	-	0	0	0	0
7 4 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
7 4 11	IK VV	Unused	Unused	Unused		\	/RFH[4:0	]	
Initial v	alue	-	-	-	0	0	0	1	1
7 5 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
7 3 11	K W	Unused	Unused			V C M H	[5:0]		
Initial v	alue	-	-	0	0	0	0	0	0
7 6 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
7 6 11	K W	Unused	Unused	Unused		V	CMPL[4:0	]	
Initial v	alue	-	-	-	0	0	0	0	1
7 7 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
7 7 11	K W	Unused	Unused	Unused		V	OFFL[4:0	]	
Initial v	alue	-	-	-	0	0	0	0	1
7 8 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
7 8 11	K W	Unused	Unused		•	VOFPL	[5:0]	•	
Initial v	alue	-	-	0	0	0	0	0	1

#### • Power Supply Setting 1 (73h)

AVD[D3:D0]: Sets AVDD voltage

These bits are used to set the AVDD voltage between 3.5 V and 5.5 V.

Pay utmost attention when making settings in order not to include prohibited bits in combination or prohibited setting areas.

#### • Power Supply Setting 2 (74h)

VRFH[D4:D0]: Sets VREFH voltage

These bits are used to set the VREF voltage between 3.0 V and 5.0 V (In  $AV_{DD} - 0.5 V$ ).

Pay utmost attention when making settings in order not to include prohibited bits or prohibited setting areas, in consideration of the AVDD voltage. Do not make settings for 18h to 1Fh.

#### • Power Supply Setting 3 (75h)

VCMH[D5:D0]: Sets VCOMH voltage

These bits are used to set the VCOMH voltage between  $1.0\ V$  and  $5.5\ V$  (not more than the VREFH) or enable an external volume.

Pay utmost attention when making settings in order not to include prohibited bits. Do not make settings for 1h to 7h and 31h to 3Fh.

The external volume will be set with the value set to 00h, when the settings in the built-in volume will be ignored.

#### • Power Supply Setting 4 (76h)

VCMPL[D4:D0]: Sets VCOM amplitude

These bits are used to set the VCOM amplitude between 2.0 V and 6.0 V.

The following condition must be satisfied.

$$-(VCC \times 2 - 1) V \le VCOML \le 1 V$$

Pay utmost attention when making settings in order not to include prohibited bits or prohibited setting areas, in consideration of the voltage set with the VCMH register. Do not make settings for 00h and 1Fh.

#### • Power Supply Setting 5 (77h)

VOFFL[D4:D0]: Sets VOFFL voltage

These bits are used to set the VOFFL voltage between VEE + 0.5 V and -4 V.

Pay utmost attention when making settings in order not to include prohibited bits or prohibited setting areas, in consideration of the VEE voltage. Do not make settings for 00h and 1Bh to 1Fh.

#### • Power Supply Setting 6 (78h)

VOFFPL[D5:D0]: Sets VOFF amplitude

These bits are used to set the VOFF amplitude between 2.0 V and 9.0 V.

The following condition must be satisfied.

$$VEE + 2 V \le VOFFH \le -2 V$$

Pay utmost attention when making settings in order not to include prohibited bits or prohibited setting areas, in consideration of the VEE voltage and VOFFL voltage. Do not make settings for 00h and 37h to 3Fh.

See the Specifications of the MN863485 for the details of power supply setting register.

		http://shop34333066.taobao.com
ESTABLISHED	REVISED	1111p.//shop54555000.ta00a0.com

FMT0371

Total Page 84

#### 8.5.5 Power Supply Circuit Capability Adjustment (79h)

Address	RW		Data									
7 9 h	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0			
7911	K W		CKVPW	[3:0]		Unused		LPM[2:0]				
Initial v	alue	0	1	0	0		0	0	0			

• CKVPW[D7:D4]: Sets pulse width of CKV

These bits are used to adjust the pulse width of the CKV\* while the signal level is high.

With the value set between 1h and Fh, the high-level width of the CKV will be within a range between 1 and 15 clock pulses. Usually set the value to 4h. Do not set the value to 0h or to HCNT+1 or over, otherwise the CKV\* will be fixed at high level and the LCD will not display normally.

• LPM[D2:D0]: Adjusts capability of the VOFF and VCOM power supply circuit These bits are used to set the amplifier capability of the power supply circuit of the VOFF and VCOM.

With settings of these bits, the amplifier capability of the VOFF and VCOM will vary according to the signal timing of the POL\*, CKV\*, and DDCK\*.

Therefore, the signal will not stop regardless of any display status.

See the Specifications of the MN863485 for the details of capability settings for each signal.

#### 8.6 Other Commands

ESTABLISHED

Date Prepared: 02/12/'09

#### 8.6.1 Software Reset (7Ah)

	Address	RW			Data									
ſ	7 4 6	\A/	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0				
	7 A h	W	Unused	Unused	Unused	Unused	Unused	Unused	Unused	SRESET				
Π	Initial value		-	-	-	-	-	-	-	0				

• SRESET[D0]: Specifies software resetting

The bit is used to initialize register values.

The OSCON bit will not be, however, influenced.

After software resetting, only the clock oscillation status to be automatically cleared and set to 0 will be executed.

#### 8.6.2 Read Address Register (80h)

Address	RW		Data									
0.0 h	DW	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0			
8 0 h	RW											
Initial valu	е	0	0 0 0 0 0 0 0									

• RADR[D7:D0]: Sets address of read register

These bits are used to set the address of the read register when the REGMODE is set high.

When the REGMODE is set high, set the address of the register to be read as data, write the command, and read the data at the next cycle. Then a set of the address and data value will be read.

The address returned is treated as invalid, but the address of the desired data will be returned.

	http://shop34333066.taobao.com
VISED	11ttp://s110p3+333000.ta00a0.com

# Date Prepared :02/12/'09

#### **SPECIFICATIONS**

		F	FMT0371		
Total pages	_	Page	85		

#### 8.6.3 Conflict arbitration register (85h)

Address	R W		DATA						
0.5.1	R W	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
8 5 h		Blank			ARB LD	ARB AUTO	ARB OEV	ARB RTRY	
Default		-	-	-	-	0	1	0	0

Host access to GRAM and display read to Liquid Crystal are independent action.

When movie data (ex. camera image) transfer, following actions are suggested to control preventing writing and display read conflict (access same line).

Control display read timing to Liquid Crystal by external V SYNC mode.

Control writing from Host side by V SYNC output of this LSI.

If Host writing and display read conflict, picture may be distorted.

In case of conflict, Display data shows whiteness and picture will be distorted.

If there is possibility of conflict, following setting can control the action.

- ARB LD[D3]: a BIT which set previous line data display mode when the conflict occur.
  - 0: Normal mode. Not act specially.
  - 1: Previous line data driving mode.

When conflict occur, drive a Display data of previous line.

NOTE) Please set ARB OEV = 0; refer to below chart.

In ARB\_OEV = 1, the setting described on the left of the chart is given priority over ARB\_LD and enable to reflect on display.

- 'ARB\_AUTO[D2]: a BIT which display data after renewed writing when the conflict occur.
  - 0 : Normal mode. Not act specially.
  - 1: Data Display mode after writing delay arbitration.

In LSI, automatically arbitrate, wait Host writing complete and indicate renewed data.

The mode is constraint on Host access cycle.

Please use over the following condition.

DV <sub>DD</sub> supply voltage	Condition
2.7 V to 3.6 V	More than 210 ns (4.76 MHz and under)
from 2.5 V to less than 2.7 V	More than 250 ns (4.0 MHz and under)
from 2.35 V to less than 2.5 V	Prohibited

Note) Set ARB\_OEV =0, ARB\_RTRY =0; refer to below chart

In ARB\_OEV = 1, the setting described on the left of the chart is given priority over ARB\_AUTO and enable to reflect on display.

Renewed writing data drive in this mode. So re-driving does not need at ARB\_RTRY = 1.

- ARB\_OEV[D1]: a BIT which display previous frame data when the conflict occur.
  - 0 : Normal mode. Not act specially
  - 1: Test mode. Don't use in this mode.

When conflict occur, this mode prohibit gate driver output and keep previous frame data on LCD.

NOTE) The mode is valid only set to OEVA =01h, 02h.

Please not to use except above setting.

# Date Prepared:02/12/'09 SPECIFICATIONS Total pages — Page 86

'ARB\_RTRY[D0]: a BIT set same line re-driving mode when the conflict occur.

0: Normal mode. Not act specially.

1: Re-driving at same line.

Extend H cycle at conflict. Re-drive same line after 40us.

If conflict is released when driving re-start, driving continue properly.

If still on conflict, re-try till 7 times, If still on conflict until 7 times, drive properly at 8th times.

If conflict does not occur by 8 times, the data that have completed HOST-write is drived.

If conflict occur, conflict pixel at the 8th time become white data noise.


When the mode use together with ARB LD = 1, previous line data surely drive at the 8th time and move to next line.

When the function is on use, please indicate LCD panel vertical pixel and GSL (20h) and VCNT (1Fh) as following table shows. In consideration of setting VCNT (1Fh) and frame frequency, set HCNT (1Eh), OEV\*(22h,23h), and OEH\*(24h,25h) with care.

Vertical pixel	GSL [1:0] (20h) set value	VCNT [9:2] (1Fh) set value
192	"10 x"	More than "38 h" (228 H)
220	"110"	More than "3Dh" (248 H)
240	ARB, RTRY mode prohibit	

NOTE) It is highly recommended that this mode should use with ARB\_LD = 1 when think about the conflict keeps

ARB\_RTRY= "1": operation at re-driving mode is as following figures. (combine with ARB\_LD = 1)



When use the re-drive mode (Combine with ARB LD = 1)

Re-driving mode is decided by host access speed when renewed data. Conflict should be solved by 7th driving. Following show the Host frequency.

Host access cycle on 1H line > { (waiting time on conflict x waiting for re-drive (6 times )) – margin (2 clock)} / horizontal writing pixel = { (1/206.6 kHz x 110%) x (9CK x 6 times - 2CK)} / 176 = 1.30  $\mu$ s

This only happen when Host speed is slower than 0.769 MHz

Re-drive mode could cause for deterioration of image quality because the LCD frame frequency depend on re-drive time by conflict. Please make sure the result of evaluation on real panel.

NOTE In each case, the display should be evaluated sufficiently.

		http://shop34333066.taobao.com
ESTABLISHED	REVISED	1111p.//s110p34333000.ta00a0.com

FMT0371							
Total pages		Page	87				


[Recommended setting values for conflict arbitration mode]

Recommended setting values for conflict arbitration mode depend on the Host access speed when conflict occur which is caused by async writing, are shown as follows. The display should be evaluated sufficiently.


NOTE Host access speed: when GRAM access one time per a pixel.

DVDD = 2.7 V to 3.6 V

Date Prepared: 02/12/'09



DVDD = from 2.5 V to less than 2.7 V



DVDD = from 2.35 V to less than 2.5 V

Do not use the condition, 85h=04h (delay arbitration mode)



NOTE As a rule, this is recommended at delay arbitration mode

Please use the re-drive arbitration mode with due caution as LCD frame frequency would be deterioration if conflict often occur Conflict often occur when writing mode to GRAM is set as vertical writing (ADIR = 1).

Do not use the vertical writing mode when motion picture is transferred.

# Date Prepared:02/12/'09 SPECIFICATIONS Total pages — Page 88

#### 8.6.4 Device ID read resister mode(F0h / F1h)

This mode can read LSI device ID (set each variety) and device REV.

F0h is device ID. In the case of this LSI, 31h is read.

F1h is device REV. when REV=0, 00h is read.

Disable to writing in the resister.

Address	RW		Data						
F 0 h	R	D 7	D7 D6 D5 D4 D3 D2 D1 D0						
Default		0	0	1	1	0	0	0	1
F 1 h	R	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
Defaul	t	0	0	0	0	0	0	0	1

### 8.7 Test Register

The following registers are for test use.

Do not use them, because the operation of these registers is not guaranteed. Take this as a serious precaution.

Address	RW	Data							
8 1 h	RW	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
Initial va	lue	0	0	0	0	0	0	0	0
8 2 h	RW	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
Initial va	lue	Unused	Unused	1	1	1	1	1	1
8 3 h	RW	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
Initial va	lue	Unused	Unused	Unused	Unused	0	0	1	1
8 4 h	RW	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
Initial va	lue	Unused	Unused	Unused	0	0	1	0	1
9 0 h	R	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
9 0 11			•	•	Read	only			
9 1 h	R	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
9 1 11	ĸ				Read	lonly			
9 2 h		D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
9 2 11	R	Unused	Unused	Unused			Read only		
9 3 h	R	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
ווכצ	K				Read	lonly			
0.4 h	D	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
9 4 h	R				Read	only			