

Ant Colony Heuristic for Mapping and Scheduling Tasks and Communications on Heterogeneous Embedded Systems

Fabrizio Ferrandi, *Member, IEEE*, Pier Luca Lanzi, *Member, IEEE*, Christian Pilato, *Student, IEEE*, Donatella Sciuto, *Senior Member, IEEE*, and Antonino Tumeo, *Student, IEEE*

Abstract—To exploit the power of modern heterogeneous multiprocessor embedded platforms on partitioned applications, the designer usually needs to efficiently map and schedule all the tasks and the communications of the application, respecting the constraints imposed by the target architecture. Since the problem is heavily constrained, common methods used to explore such design space usually fail, obtaining low-quality solutions. In this paper, we propose an ant colony optimization (ACO) heuristic that, given a model of the target architecture and the application, efficiently executes both scheduling and mapping to optimize the application performance. We compare our approach with several other heuristics, including simulated annealing, tabu search, and genetic algorithms, on the performance to reach the optimum value and on the potential to explore the design space. We show that our approach obtains better results than other heuristics by at least 16% on average, despite an overhead in execution time. Finally, we validate the approach by scheduling and mapping a JPEG encoder on a realistic target architecture.

Index Terms—Ant colony optimization (ACO), communications, field programmable gate arrays (FPGA), mapping, multiprocessors, scheduling.

I. INTRODUCTION

HETEROGENEOUS multiprocessor architectures are the de-facto standard for embedded system design [1]. Today, to accelerate the different parts of the applications, they are usually composed of several general purpose, digital signal, application-specific processors and reconfigurable devices (e.g., field programmable gate arrays, FPGAs), interconnected through various communication mechanisms.

When developing such embedded systems, the designer has to determine when (*scheduling*) and where (*mapping*) the groups of operations (i.e., the tasks) and the data transfers (i.e., the communications) should be executed, depending on a set of constraints and dependences, in order to optimize some design metrics, e.g., the program execution time.

Manuscript received July 21, 2009; revised November 10, 2009. Date of current version May 21, 2010. This work was funded in part by the European Community's Sixth Framework Programme, hArtes Project, under Project No. 035143. This paper was recommended by Associate Editor P. Eles.

F. Ferrandi, P. L. Lanzi, C. Pilato, and D. Sciuto are with the Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan 20133, Italy (e-mail: pilato@elet.polimi.it).

A. Tumeo was with the Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan 20133, Italy. He is now with the High-Performance Computing Group, Department of Energy's Pacific Northwest National Laboratory, Richland, WA 99352 USA.

Digital Object Identifier 10.1109/TCAD.2010.2048354

Scheduling and mapping are strongly interdependent and NP-complete problems [2]. So, they cannot be efficiently solved with exact algorithms and heuristic methods, able to find good solutions in reasonable time, are usually preferred. Several works [3]–[7] have appeared in literature to approach the scheduling and mapping of tasks and communications. Among them, stochastic search methods [3]–[5], often bio-inspired, which explore the design space and exploit the feedback from previous executions, have been recently demonstrated successful. Nevertheless, these approaches usually focus separately on one of the aspects and fail in obtaining good overall solutions due to the very constrained design space. Moreover, the few formulations that try to solve simultaneously multiple problems, work well for small instances but loose effectiveness when the size of the design space grows. General approaches, able to efficiently generate high-quality solutions for complex applications on the new generation of heterogeneous embedded architectures are definitely required.

In this paper, we present an algorithm, based on ant colony optimization (ACO) [8], that efficiently solves the scheduling and mapping of tasks and communications, to reduce the total execution time of the entire application given a model of the target architecture. Our approach, based on stochastic and heuristic principles, differs from previous works (e.g., [3]–[5]) since it is able to gradually construct multiple combinations of scheduling and mapping of tasks and communications, correct by construction, and searching around them, cutting out only the nonpromising zones of the design space.

The main contributions of this paper can be summarized as follows.

- 1) This paper presents an ACO algorithm that reduces the execution time of the application by exploring different solutions for mapping and scheduling of tasks and communications.
- 2) This paper proposes an approximation of this algorithm, introducing a multistage decision process which reduces the execution time of the exploration, maintaining a good correlation between the two problems.
- 3) This paper compares the proposed variants also with common heuristics and a mathematical formulation, demonstrating its effectiveness to approach such complex exploration on both synthetic and real-life benchmarks.




Fig. 1. Abstract model of a target architecture. Each component has four units of resource associated.

Finally, we also validate the applicability of our approach by scheduling and mapping a JPEG encoder on a heterogeneous MPSoC developed on a FPGA prototyping platform [9].

The rest of this paper is organized as follows. In Section II, we define and formalize the problem that we address in this paper. Section III discusses some background work, presenting and motivating the ACO heuristic. Section IV details our formulation, that is then evaluated in Section V. Finally, Section VI concludes this paper.

II. PRELIMINARIES

In this section, we present the basics of the problem that we address in this paper. In particular, we present the abstract model of the target architecture and the partitioned application. Then, we formalize the mapping and scheduling problem on these models.

A. Target Architecture

This paper targets a general architectural model A for a heterogeneous multiprocessor system-on-chip (MPSoC), composed as follows:

$$A = P \cup C \quad (1)$$

where P is the set of processing elements (executing the different parts of the application) and C is the set of communication components (performing the data transfers). A simple example is shown in Fig. 1 and it is composed of four processing elements, that communicate through a single system bus.

As in the formulation of the multimode resource constrained scheduling problem [10], each component of the architecture has a set \mathcal{Q} of resources associated. These resources are then classified into two different classes: 1) *renewable* resources \mathcal{R} , which return fully available after having been used; and 2) *nonrenewable* resources \mathcal{N} , for which the quantity consumed by the execution of a job cannot be replaced. For example, the area of hardware components (e.g., FPGAs) is considered nonrenewable if the functionality cannot be reconfigured. The local memory of a processor is usually renewable, since it can be reused after a task has been completed. However, when specific allocation policies are adopted (e.g., static allocation), it can become nonrenewable. In Fig. 1, we assume that the processors $P0$, $P1$, and $P2$ have the renewable resources (e.g., data memories) q_0 , q_1 , and q_2 , respectively. The resource q_3 of the processor $P3$ behaves as nonrenewable (e.g., a memory with a static allocation policy). Therefore, each component $a_k \in A$ has associated, for each resource $q \in \mathcal{Q}$, a total amount of available resources A_k^q , that represents its *capacity* with respect to that resource. Tasks can be allocated on the components whose requirements of




Fig. 2. Sample task graph. Edges are annotated with the amount of data to be transferred between source and target tasks.

resources can be satisfied. In the given example, we can assume that four units are available for each resource on each component of the architecture.

Scheduling and mapping of an application should take into account additional details of the target architecture. First, we consider *resource sharing*, where a single implementation could be able to execute different instances inside the application. This happens, for example, when a hardware implementation is exploited by different tasks or when different software tasks exploit the same object code. In both cases, the resources (hardware area and instruction memory) are consumed only once. This requires to identify the tasks (or communications) that can share the implementations and correctly manage the constraints on the resources. Then, in this paper we target architectures like the one shown in Fig. 1, where each processing element features local memories. In particular, when a task starts its execution on a processing element, the incoming data are read from the corresponding local memory. When the task ends, the produced data are transferred to the local memory of the processing elements of the successor tasks through a direct memory access (DMA). As a consequence, data dependent tasks mapped on the same processor do not generate any communication overhead since a data transfer is not required [11]. Otherwise, the communication is performed through one of the system busses and, through DMA, the communication may be overlapped with processing. In this way, only one actual data transfer is associated with each communication. However, the extension to other communication models [12] is straightforward. For example, with shared memories, two actual data transfers will be considered: from the source local memory to the shared memory and from the shared memory to the target local memory. In this paper, we assume that the communication model is the same for all the data transfers. We also assume that the execution time of the communication only depends on the quantity of data and on the performance of the component used for the communication and not on the processing elements that are involved.

B. Application Model

The mapping and scheduling problem requires to model the multitask application to be executed on the target architecture as a directed acyclic graph (DAG). A DAG is a graph $G = (T, E)$, without feedback edges, where vertices T and E represent groups of instructions (tasks), and the edges $E \subseteq T \times T$ the dependences among them, respectively. An edge $e(t', t) \in E$ implies that the task t can be executed only after the task t' and the data transfer associated with this edge have been completed. Each edge is also annotated with the amount of data exchanged from the source task to the target one. A simple example of such a task graph is shown in Fig. 2.

Similar graphs represent data-flow dominant specifications that mainly refer to scientific and multimedia applications with high-parallel computation on large blocks. In this case, their behavior can be statically predicted and, thus, the optimization can be performed off-line to efficiently reduce the application execution time. On the other hand, simple control constructs, such as function calls or countable loops, can be managed inlining the function or completely unrolling the loop body, respectively. This can greatly enlarge the application representation but allows to efficiently optimize, for example, the different iterations of one or more parallel loops [13]. Moreover, since large blocks have usually to be transferred from one stage to the other, efficient mapping and scheduling of communications have to be necessarily addressed.

Let $G = (T, E)$ be a DAG associated with an application and A the target architecture for its execution, which resources \mathcal{Q} are classified in the set \mathcal{R} of renewable and the set \mathcal{N} of nonrenewable ones.

A job j is defined as an activity to be performed on a component of the architecture. Thus, each task t is represented by a single job and, based on the adopted model of communication, one or more jobs are associated with each data transfer $e_{t',t}$. Thus, the entire application can be represented by a set J of jobs to be executed on the components A of the architecture.

An *implementation point* i is defined as a particular combination of resources and time required for the execution of a job j on a component a_k of the architecture. In fact, each job can have different implementations, not necessarily on all the components. For example, tasks cannot be assigned to communication components and vice versa. Moreover, some processing elements could not be able to execute some tasks. For example, a task cannot be implemented in hardware if it contains constructs that cannot be synthesized. Different combinations of area and execution time are usually generated for hardware solutions. Software compilers can also produce different versions of the code, enabling different optimizations and resulting in different tradeoffs between code size and performance. The set I contains all the implementation points available for the set of jobs J on the architecture A . Table I shows some examples of implementations. They represent the requirements in terms of time (i.e., clock cycles) and resources for all the tasks on the processing elements of the architecture. For each task, we have two different implementations on the component $P3$ (i.e., two different tradeoffs for the requirement of the resource q_3).

The function $\gamma : I \rightarrow A$ returns the *component* corresponding to each implementation point. Note that, with this formulation, the constraint on the maximum number of components that can be used is satisfied by construction. In fact, it is not possible to assign a job to components that are not into the architecture, since the corresponding implementation points will not be generated. Different jobs can also share the same implementation point, modeling the resource sharing.

The function $\delta : I \rightarrow \mathbb{N}$ associates with each implementation point $i \in I$ the *execution time* for the related job on the associated component $a_k = \gamma(i)$.

The function $\sigma : I \times \mathcal{Q} \rightarrow \mathbb{N}$ associates with each implementation point $i \in I$ and resource $q \in \mathcal{Q}$ the *quantity of resource* required to implement the job on the admissible

TABLE I
DISTRIBUTION OF THE EXECUTION TIMES AND RESOURCE
REQUIREMENTS FOR EACH IMPLEMENTATION POINT OF THE EXAMPLE
TASK GRAPH

Task	P0		P1		P2		P3			
	$i_{t,0}$		$i_{t,1}$		$i_{t,2}$		$i_{t,3}$		$i_{t,4}$	
	Time	q_0	Time	q_1	Time	q_2	Time	q_3	Time	q_3
A	8	2	2	3	6	4	1	2	3	1
B	5	3	10	4	6	3	2	2	4	1
C	4	4	6	2	4	1	1	2	3	1
D	8	1	2	2	7	3	3	1	1	3
E	10	3	3	1	8	3	1	3	2	1
F	3	4	7	3	2	2	1	2	2	1

Two different tradeoffs are available for $P3$.

component $a_k = \gamma(i)$. Note that the implementation point i is generated only if the requirement can be satisfied by the component, i.e., $\sigma(i, q) \leq A_k^q$ where $a_k = \gamma(i)$.

These values, associated with each implementation point, can be obtained by estimation methods, by simulation, or by static or dynamic profiling the code of each task or communication on the target architecture.

C. Problem Definition

Let J , A , and I be the set of jobs of the partitioned application, the abstract description of the target architecture and the set of all the available implementation points, respectively.

The *mapping* is defined by the function $M : J \rightarrow I$ that associates each job $j \in J$ with the proper implementation point $i \in I$ for the execution. On the other hand, the *scheduling* is defined by the function: $S : J \rightarrow \mathbb{N}$ that associates each job $j \in J$ with its start time.

In this paper, we focus on the optimization of the overall execution time of the application, that is the *make-span*. In particular, each job j , assigned to the implementation point $M(j) = i$, completes its execution at time

$$H_j = S(j) + \delta(i). \quad (2)$$

The *make-span* Z is thus the overall execution time of all the jobs J on the architecture A , and it is defined as

$$Z = \max(H_j) \quad \forall j \in J. \quad (3)$$

Considering these equations, it is clear that the make-span depends on the start time of each job and the time spent for its execution on the component where it has been assigned. It is worth noting that other metrics (e.g., power consumption) can be optimized designing similar objective functions.

To reduce the make-span, the tasks should have been ideally assigned to the implementations where they complete with the minimum execution time. However, the solution has to satisfy additional constraints. First, the mapping is considered feasible iff

$$\sum_{j \in J: a_k = \gamma(M(j))} \sigma(M(j), q) \leq A_k^q \quad \forall a_k \in A, q \in \mathcal{N} \quad (4)$$

that is, the requirements of nonrenewable resources $\mathcal{N} \subseteq \mathcal{Q}$ should not exceed the available capacity on each component. Note that this equation also takes into account the resource

sharing. In fact, if different tasks are assigned to the same implementation point, the requirements of resources for the single implementation are considered only once.

On the other hand, the schedule is considered *valid* (i.e., the execution is correct) iff each job starts its execution only when its direct predecessors have been completed and when its component is free. Then, the following constraint has always to be satisfied:

$$\begin{aligned} \max[H_{j'}, \text{avail}(a_k)] &\leq S(j) \\ \forall j' \in \text{prec}(j) : a_k &= \gamma(M(j)) \end{aligned} \quad (5)$$

where $S(j)$ represents the start time of the job j (assigned, through the mapping $i = M(j)$ to the component $a_k = \gamma(i)$), $H_{j'}$ the end time of the job j' , $\text{prec}(j)$ contains all the directed predecessors of job j , and the function $\text{avail}(a_k)$ returns the time when the component a_k is available. This equation can also be rewritten as

$$\begin{aligned} \max[S(j') + \delta(M(j')), \text{avail}(a_k)] &\leq S(j) \\ \forall j' \in \text{prec}(j) : a_k &= \gamma(M(j)) \end{aligned} \quad (6)$$

where we underline that the end time of a predecessor job is strictly related to its mapping and its start time.

Equation (6) shows that the mapping and scheduling problems are strongly interdependent. In particular, the possibility of a job to start is strictly related not only to its own mapping, but also to the mapping of the jobs that have been executed before. For example, consider two jobs j' and j without any dependence, where j' has been already mapped and scheduled on component a'_k . If the job j is assigned to the same component ($a'_k = a_k$), it will be sequentially executed after the job j' . Instead, if the jobs are assigned to different components ($a'_k \neq a_k$), they can run in parallel. In this case, the order of execution of the (mapped) jobs can affect the availability of the resources and the quality of the results. Thus, mapping and scheduling have to be necessarily considered at the same time. In particular, the mapping should try to expose the maximum parallelism among the different jobs, limiting the contention on the resources, and different orderings for scheduling the jobs should be explored.

III. RELATED WORK

Many different approaches on mapping, scheduling and communication synthesis have appeared in literature for the development of applications onto multiprocessor embedded systems, with different models for the applications and formulations for the problems.

Besides DAGs, alternative models have been proposed. In particular, conditional task graphs have been introduced to optimize control-intensive applications and to exploit resource sharing [14] and voltage scaling [15] between mutually exclusive implementations. Since the behavior cannot be statically predicted, they usually attempt to optimize the average or worst-case execution time of the application, instead of the make-span. The proposed formulation can be easily adapted to this model, just by modifying the definition of the make-span and considering the mutual exclusion into the constraints for valid schedulings and feasible mappings. Cyclic or hierarchical task graphs [16] have been proposed to represent partitioned

applications with feedback dependences. However, to determine an off-line schedule, the number of iterations has to be known in advance and, thus, DAGs can be obtained through loop-unrolling [13]. On the other hand, unrolling iterations introduces a large number of tasks into the representation and, for this reason, efficient and scalable methods for mapping and scheduling DAGs become crucial.

Scheduling and mapping approaches can be classified as on-line and off-line algorithms. In this paper, we focus only on the latter since, with these approaches can obtain superior results, exploring a larger portion of the design space. Niemann and Marwedel [11] presented an integer linear programming (ILP) formulation to derive the optimal solution for the mapping and scheduling problem on DAGs, considering heterogeneous architectures and communication costs. However, multiple implementations are considered only for hardware solutions and different communication models are not supported. Our formulation is thus more general and, considering renewable and nonrenewable resources, we are able to approach a larger class of target platforms with different constraints. Furthermore, we consider multiple implementations also for software solutions, that is crucial when, for example, there are limits on the memory size. Unfortunately, mapping and scheduling an arbitrary DAG onto a system with limited resources is NP-complete and, thus, common approaches rely on heuristics to find near-optimal solutions in a reasonable time. Moreover, they often decompose the problem into subproblems, i.e., separating the mapping from the scheduling. In particular, different algorithms aim to find the best start times for each one of tasks, which mapping is given. This problem has been widely studied [17] and, besides exact formulations [18] that are impracticable for large designs, list-based algorithms are usually adopted to determine a heuristic solution. These algorithms exploit a priority list to determine the order in which the operations are scheduled. Several methods are thus applied to explore only the scheduling by finding the best priority list, including optimization heuristics like simulated annealing (SA), tabu search (TS) [19] and genetic algorithms (GAs) [20]. We exploit the same concept to determine the priority values for the different jobs. It is proven [21] that these exploration algorithms, exploring different alternatives, outperform one-shot heuristics, despite a longer elaboration time. Thus, they are usually preferred when the scheduling can be performed off-line. Other algorithms, instead, explore only the mapping by determining the best processing elements for the tasks and evaluating each solution with a deterministic scheduling algorithm. Heuristic search methods, like GAs [3], TS and SA [4], [5] have been demonstrated to obtain better results also for this problem. The Kernighan–Lin–Fiduccia–Mattheyses heuristic has also been successfully adopted [22], but with higher complexity and execution times than the other methods. All these approaches, without considering the correlations, potentially lead to suboptimal solutions and, when applied to hardly constrained design spaces, they can easily lead to constraint violations and unfeasible solutions. In general, returning in the space of the feasible solutions requires recovery mechanisms [23] that usually introduce a bias and limit the exploration.

Different methods have been exploited for the communications during the system-level synthesis [23]–[25] and design space exploration [26], [27]. Some works only attempt to minimize the transfers [4], [28] between the different groups of tasks, without considering bus contention. Other works exploit the communication synthesis during the definition of the architecture, usually attempting to meet the performance requirements by generating also complex communication infrastructures if needed (e.g., [26] and [27]), or by analyzing the communications independently from the synthesis of the components [29]. In our formulation, the bus contention has to be approached only with an efficient scheduling and mapping of the communications, since we cannot modify the architecture. Yen and Wolf [12] presented a classification of the different communication models and integrated their synthesis while defining the architecture, with relocation of tasks and communications on the different components. Differently from many existing works that focus on a single model (e.g., [4], [5], [23], and [28]), we are able to support platforms with all the communication models presented in [12] and, through the communication jobs, effectively determine the communication configuration for the application. Moreover, few works (e.g., [24]) consider the resource requirements for the communication links and different implementations are usually not explored for the communications.

In conclusion, we definitely require constructive methods that are able to efficiently explore all the dimensions of the problems to obtain efficient implementations for the applications on a large class of target platforms.

A. ACO

An ACO is a modern technique, based on a stochastic decision process, originally introduced [8] for the traveling salesman problem. It has been inspired by the cooperative behavior of ants when searching for food. In particular, all the ants start from their nest going in random directions, depositing a trail of *pheromone*. As time goes by, the shortest path to the food will contain more and more pheromones, motivating the other ants to follow this path instead of longer routes. The ACO heuristic is suitable for problems in which the solution can be found through subsequent decisions. The quantity of pheromone, stored into a matrix, represents the probability, for each decision, to lead to a good solution. All the decisions are initialized with a uniform probability. Then, iteratively, a certain number of routines (ants) are started to construct different solutions. At each decision point, a probability is generated for each of the admissible choices as follows:

$$p_{x,y} = \frac{[\tau_{x,y}]^\alpha * [\eta_{x,y}]^\beta}{\sum_{l \in \Omega_x} [\tau_{x,l}]^\alpha * [\eta_{x,l}]^\beta} \quad (7)$$

where x is the present point in the decision process, and y is the candidate destination, η is a problem-related local heuristic (i.e., calculated every time a probability is generated), while τ is the global heuristic, determined by the pheromone. Both contributions, weighted through α and β , influence the decision of the ant. Ω_x contains all the choices at the present point. At the end of each iteration, the results are ranked and the pheromones updated through different policies [30]. In

general, the pheromones are updated as follows:

$$\tau_{x,y} = (1 - \rho) * \tau_{x,y} + \epsilon \quad (8)$$

where ρ is the *evaporation rate* (i.e., a parameter that controls how fast the pheromones are reduced) and $\epsilon \neq 0$ iff the decision is contained into the best solution. ϵ is a term usually proportional to the quality of the solution to maintain consistency among different iterations. In this way, only the best choices are reinforced and the others are penalized through evaporation. The best overall solution can be thus identified when the global heuristic will become dominant with respect to the local one. Moreover, since the probability in (7) is generated only for admissible choices, the algorithm is able to avoid the decisions that would violate a constraint, reducing the number of unfeasible solutions.

Recently, the ACO has been demonstrated superior to TS, GA, and SA for both the standard [31] and the multimode [32] resource-constrained scheduling problem. Different works extended this formulation to the embedded systems design, considering mapping and scheduling separately [33], [34] or simultaneously [35]. However, these formulations are able to approach only specific subproblems of our formulation. In fact, in [33], the authors propose algorithms for time and resource-constrained scheduling for high-level synthesis, that, exploiting the Max–Min update heuristic, determine the priorities for the scheduling or the resource allocation. They also discuss an extension for supporting multiple modes and constraints due to nonrenewable resources, but communications are not considered. On the other hand, the same authors in [34] apply the methodology to assign application tasks to the processing elements of a heterogeneous multiprocessor with reconfigurable logic. However, their approach uses the ACO only for task mapping, and then schedules the resulting task graph with priority values obtained with a standard heuristic (i.e., mobility and total tardiness). This means that they explore different mapping solutions, but only one scheduling is obtained for each of them. In [35], the ACO aims at reducing the power consumption of the system, with a proper allocation of the tasks. However, all the components are considered as renewable and the constraints that may be imposed by the target architecture (i.e., area of the hardware devices) are not considered. Moreover, multiple implementations are not considered, as long as the communications. In conclusion, there is no formulation of ACO for the concurrent mapping and scheduling of heterogeneous embedded systems that is able to consider also communications and multiple implementations for each job to be performed.

IV. PROPOSED METHODOLOGY

In this section, we detail our ACO-based algorithm to perform the mapping and the scheduling of both tasks and communications on a heterogeneous MPSoC. First, we outline the overall methodology and we discuss how the concept of pheromone trails is applied to the specific problem. Then, we apply it to the illustrative example introduced in Section II and, finally, we discuss some problem-specific optimizations.

A. Methodology Overview

Our proposal separates the construction of the solution from its evaluation. In fact, to determine the effective start time of

Algorithm 1 Pseudo-Code of the Proposed Methodology

```

1: generate initial solution
2:  $Z^* \leftarrow Z_0$ 
3: initialize pheromone values with  $1/Z_0$ 
4: for each ant  $l$  into the colony  $L$  do
5:   initialize candidate
6:   while candidate is not empty do
7:     select and assign job  $j$  to  $i$ 
8:     update candidate
9:   end while
10:  estimate solution
11:  if  $Z_l < Z^*$  then
12:     $Z^* \leftarrow Z_l$ 
13:  end if
14: end for
15: if exploration is not terminated then
16:   update pheromone values
17:   perform random move with probability  $p_r$ 
18:   return to 1
19: end if
20: return  $Z^*$ 

```

each task, we need to know when the incoming communications have been completed, if needed. However, due to the assumptions of the communication model, a communication between two data-dependent tasks is needed and, thus, it has to be analyzed only if the related source and target tasks have been assigned to different components. For this reason, in the first step, each ant gradually constructs the solution, choosing one job after the other, assigning it to a proper implementation point and analyzing the communications only after the related source and target tasks. Then, the evaluation of the obtained solution is based on the serial generation scheme schedule [31], that constructs a complete solution respecting the precedences and following a priority rule. In particular, the priority values correspond to the order in which the jobs have been selected by the ant, allowing to explore different scheduling solutions along with the job assignments to the implementation points. The pseudo-code of our formulation is described by Algorithm 1.

In detail, given the input task graph, the algorithm generates an initial solution (line 1), for example, by assigning all the task jobs to the same component, provided that it is able to execute all of them, and all the communications to the associated local memory. It represents a fully-software feasible solution; its make-span Z_0 is used to initialize the current best solution (line 2) and the pheromone values (line 3), with an appropriate value ($1/Z_0$) to better scale the problem. After initializing the pheromones, the first colony of L ants is launched (line 4). Each ant l is initialized (line 5) with the jobs without predecessors as the set of initial candidates. From them, at each iteration, a job is selected and assigned to a proper implementation point (line 7). Then, the candidate set can be updated with the jobs that have become eligible (line 8), based on the job selected at line 7. In particular, for communication jobs, the remaining jobs associated with the same data transfer are added, if any. On the other hand,

for task jobs, the successor tasks become available, provided that all predecessors have been analyzed. Furthermore, as discussed above, the incoming communications can be also processed, if the related predecessor is assigned to a different component. The loop 6–9 is repeated until all the tasks and the communications have been assigned. The solution is evaluated (line 10) and it replaces the current best one if it is improved (line 12). Note that the methodology can be applied to other metrics just by designing a solution estimation consistent with the optimization criterion. It is only required to design local heuristics that efficiently lead the decision process. If the exploration is not terminated (e.g., the maximum number of generations or evaluations has not been reached), the pheromones are updated (line 16) and a local search heuristic is applied (line 17) to the best solution, to improve its optimization. In particular, changing the position of the jobs inside the *trace* results in different priority values for the scheduling. On the other hand, an unfeasible solution can be obtained by changing the mapping of the jobs. In any case, the current best solution is substituted only when the local search finds a better solution. Finally, a new ant colony is launched and, at the end of the exploration, the best overall solution is returned (line 20).

B. Pheromones and Heuristics

In this paper, the pheromones are stored into a matrix (i.e., the *pheromone structure*) which represents, for each possible step and for each combination of candidate jobs and corresponding admissible implementation points, the probability that this decision would lead to a good final solution. Let $|J|$ and $|I|$ be the number of jobs and the number of all the admissible implementation points for the job, respectively. Supposing that in the worst case all the jobs have to be analyzed, this matrix has a size of $|J| \times |J| \times |I|$ elements. We then adapted (7), considering, at each decision point d (line 7), the probability to assign a candidate j to one of its implementation points i as follows:

$$p_{d,j,i} = \frac{[\tau_{d,j,i}]^\alpha * [\eta_{d,j,i}]^\beta}{\sum_{k,n} [\tau_{d,j^k,i^n}]^\alpha * [\eta_{d,j^k,i^n}]^\beta} \quad (9)$$

where η is a local heuristic, which suggests how good is to assign j to i , and τ is the global heuristic, which maintain information of the decisions taken by the previous ants. This value is normalized with the sum of the values for all admissible choices to give a probability. Then, a roulette wheel extraction is performed and, at each step, the result of the decision process is a job assigned to one of its admissible implementation points.

A good local heuristic suggests decisions when the global reinforcements are similar and, thus, drives the search to good solutions from the beginning, allowing faster convergence time. To compute the local heuristic $\eta_{d,j,i}$ we exploit information about the utilization of the resources. In particular, let $avail^*(a_k)$ be the sum of execution times of the jobs assigned to a component a_k , and H_j^* the finishing time of j in this data-structure, we compute the local heuristic $\eta_{d,j,i}$ as follows:

$$\eta_{d,j,i} = \frac{1}{\max[H_j^*, avail^*(\gamma(i))] + \delta(i)} \quad (10)$$

A, that starts at time 0 on P3. After executing A, the candidate set should be updated with the outcoming communications (A, C) and (A, D). However, A and C have been assigned to the same resource and the communication A, C is not needed. Instead, C is directly added to the candidate set, along with (A, D). This procedure is iteratively applied for all the jobs inside the application specification, until the candidate set is empty. The overall make-span is, thus, 12 time units long.

It is worth noting that different ant traces correspond to different ordering and, thus, different scheduling solutions. In fact, for example, if the ant had selected (B, D) before (A, D) at step 6, D could have started only at time 7. In fact, (B, D) could start at time 5 and (A, D), that would have a lower priority, only at time 6, i.e., when the bus returns free. This shows how the scheduling of the communications can affect the final performance of the application and how the proposed approach can explore different combinations.

D. Problem-Specific Optimizations

To reduce the memory requirements of the *pheromone structure* and, thus, the elaboration time, we also introduced a *2-stage decision process* for the ant. In particular, two matrices are created to store the pheromones and, at each scheduling step, two probabilities are calculated. Instead of performing the probability extraction on all the combinations of candidate jobs and the related implementation points, we initially allow the ant to select the job to schedule among the candidate ones, using the formula

$$p_{d,j}^s = \frac{[\tau_{d,j}^s]^{\alpha^s} * [\eta_{d,j}^s]^{\beta^s}}{\sum_k [\tau_{d,j,k}^s]^{\alpha^s} * [\eta_{d,j,k}^s]^{\beta^s}} \quad (11)$$

which represents the probability that j is selected at the decision point d , where η^s and τ^s are the local and global heuristics specific for the scheduling problem, respectively. In our implementation, η^s is a linear combination of the mobility and the average execution time of the job on all the admissible target units. This provides a way to choose the jobs with lower mobility (i.e., higher impact on the critical path) or with a larger use of resources. The key idea is that, later, it is easier to find place for small or short jobs. In the same step, the ant decides the implementation point assigned to the selected job j with the formula

$$p_{j,i}^m = \frac{[\tau_{j,i}^m]^{\alpha^m} * [\eta_{j,i}^m]^{\beta^m}}{\sum_n [\tau_{j,i,n}^m]^{\alpha^m} * [\eta_{j,i,n}^m]^{\beta^m}} \quad (12)$$

which expresses the probability to map j on the implementation point i . η^m and τ^m are the local and global heuristics specific for the mapping problem, respectively. η^m is a linear combination of the execution time of the job j on the implementation point i and a metric representing the global use of this component with respect to the number of candidate jobs.

The main advantage of this 2-stage decision process is the reduction of the number of probabilities generated and the dimension of the pheromone structure. In fact, with this approach, two smaller pheromone structures are used. In particular, instead of the matrix of $|J| \times |J| \times |I|$ elements, two matrices are defined: 1) one pheromone structure for




Fig. 4. Model of the target architecture A1.

the scheduling, of size $|J| \times |J|$; and 2) one pheromone structure for the mapping, of size $|J| \times |I|$. The reduction of the complexity of the algorithm can also be verified in the previous example, where, for example, at step i) the number of probabilities is reduced from 15 to 8. In fact, three probabilities are generated to select the job inside the candidate set and, then, five mapping probabilities are generated for the selected job, one for each implementation point.

Furthermore, these two matrices are updated at the end of each generation with a different formula for each pheromone structure. In particular, the pheromones are updated for the scheduling as $\tau_{d,j}^s = (1 - \rho^s) * \tau_{d,j}^s + \epsilon^s$ and for the mapping as $\tau_{j,i}^m = (1 - \rho^m) * \tau_{j,i}^m + \epsilon^m$ where $\epsilon^s = \rho^s * \frac{1}{Z^s}$ and $\epsilon^m = \rho^m * \frac{1}{Z^m}$ if the decisions are contained into the best solution, which make-span is Z^* , and ρ^s, ρ^m are the evaporation rates for the two structures. Nevertheless, with this formulation, the information is spread into two different matrices and the correlation among the two decisions could be affected. This issue will be experimentally evaluated in the following section.

Finally, we added an enhancement, that is the *forgetting factor* [31], to reduce the possibility of converging to local minima. In particular, at the end of each colony, with a low probability, the heuristic substitutes the current best solution with the best trace of the current colony, even if it is worse. Obviously, the overall best is preserved, in case no other better solutions are found. The idea is that, if there are no other interesting points in the neighborhood of the current overall best, the algorithm reached a minimum and the evaporation rate slowly forces all the ants to converge to it. If it is only a local minimum, this may early cut out the possibility to find better solutions in other regions of the search space.

V. EXPERIMENTAL EVALUATION

We implemented the methodology in C++ inside the Panda framework [36] and then evaluated our algorithm by applying it to several synthetic test cases and a real-life example (*smart-phone*) on realistic models of target architectures. We compare our approaches (i.e., with one or two stages in the decision process) with three other common heuristics for the same problems in terms of time and number of evaluations requested to reach the optimum value, quality of the exploration results and overall execution time of the approaches. Finally, to validate the effectiveness of the methodology on real-world applications, we applied our algorithm to develop the JPEG encoder on a real platform.

A. Experimental Setup

We evaluated our approach on synthetic task graphs and on real-life benchmarks. In particular, we randomly generated several realistic task graphs using task graph for free [37],

TABLE III

PERFORMANCE OF THE JPEG TASKS ON THE RESOURCES AVAILABLE ON
OUR TARGET PLATFORM A3

Phase	PPC	MB	FPGA	
			Time	#Slices
Read	93 880 530	42 203 215	—	—
RGB	897 522	457 674	486 384	200
Downsampling (DS)	365 548	166 893	—	—
DCT	38 415 925	10 465 720	231 377	2760
Quantization (QTZ)	47 603 256	4 388 594	—	—
EC	109 677 075	38 008 544	—	—

which also allows the specification of a model of the target architecture. In the first experiments, the architecture, namely A1 and shown in Fig. 4, is composed of four processing elements: a Digital Signal Processor (DSP), an ARM processor and a Virtex-II PRO XC2VP30 FPGA, that integrates a PowerPC (PPC) processor. We did not exploit partial dynamic reconfiguration and, thus, a task mapped on the FPGA cannot be removed. The area of the FPGA thus represents a nonrenewable resource. The processing elements communicate through a DMA engine and, for the reconfigurable logic, we adopted a model similar to [6]. In particular, the tasks access a common memory (e.g., FPGAs internal memories, block RAMs) through an internal shared bus, which makes the access times independent of the placement of the tasks and negligible with respect to external transfers. Examples of similar platforms are the NXP Nexperia [38], the TIs OMAP [39] and the latest ATMEL DIOPSIS [40], adopted by several European Projects [41], [42] as target platforms with the same assumptions. For each task, performance annotations are generated on each component of the target architecture. In particular, each task takes 1600 ± 150 clock cycles on the ARM, 1000 ± 400 cycles on the DSP, 2100 ± 700 cycles on the PPC and 360 ± 100 cycles on the FPGA. For the FPGA, which total available area has been configured to 15 360 slices (i.e., basic configurable elements of Xilinx FPGAs), each task occupies a different amount of logic elements based on the problem size (e.g., from 7000 ± 1300 slices for smaller benchmarks to 500 ± 50 slices for larger ones). Finally, each edge is annotated with a quantity of data (300 ± 75) to be transferred.

We also applied our approach to a real-life example, that is the *smartphone* [43]. This benchmark is based on four publicly available applications: a GSM encoder/decoder, an MP3 decoder and a JPEG encoder. For the GSM and the MP3 applications, we target an architecture, namely A2, composed of three processors and two dedicated components, with realistic annotations for both tasks execution and data transfers [43]. Finally, for the JPEG encoder, we target a FPGA prototyping platform A3 [9] composed of one PPC, three MicroBlaze (MB) processors and an area dedicated to hardware accelerators. For this benchmark, an example of task graph is shown in Fig. 5 and the related annotations, provided through profiling of the source code on the target platform, are reported in Table III. Each communication transfers the same quantity of data, so the related costs are fixed at 3 600 000 cycles per edge.

To compare the approaches proposed in this paper, we adapted some well-known heuristic methods to deal with multiple implementation points and with communication jobs.




Fig. 5. Task graph of our JPEG parallel implementation.

1) *ILP*: We implemented a mathematical formulation that combines [10] and [11]. In particular, it deals with renewable and nonrenewable resources instead of software and hardware ones and with the mapping on implementations rather than components. We used *Coin-Or* [44] to solve the instances associated with the benchmarks.

2) *ACO*: This is the approach proposed in this paper and described in Section IV, both 1-stage and 2-stage. In the 1-stage process, $\alpha = \beta = 1$ (i.e., the weights for local and global heuristics) were used and the evaporation rate has been set to $\rho = 0.015$. In the 2-stage process, $\alpha^s = \alpha^m = \beta^s = \beta^m = 1$ were used along with different evaporation rates for the scheduling ($\rho^s = 0.025$) and the mapping ($\rho^m = 0.015$). The colony is composed of 10 ants for both the approaches.

3) *SA*: The SA [4] is an adaptation from the neighborhood search (NS), a hill-climbing algorithm. Unlike NS, the SA can accept inferior solutions during its search according to a probability function. This probability starts high, and gradually drops as the temperature is reduced. When the temperature drops below a certain threshold, the algorithm ends. Among several cooling schedules, we adopted the geometric schedule ($T_{\text{new}} = \alpha T_{\text{old}}$). The initial temperature T_{start} is set to 250 and T_{finish} to 0.001 ($\alpha = 0.99$).

4) *TS*: The TS [4] is another adaptation from the NS, that, instead, exploits a search history as a condition for the next moves. When generating new solutions, the TS checks its short term memory to avoid searching the same neighborhood (tabu list). The tabu list acts as a first in first out queue: a set of freshly generated neighbors, not present in previous sets, is inserted in each iteration. However, to avoid stopping the search in promising area, after some time, the tabu list is released and the solutions become eligible again. We generate 10 neighbors with a tabu list composed of 5 sets of solutions each.

5) *GA*: A GA [45] similar to [23] has been implemented using the *Open Beagle* framework [46]. In our formulation, the crossover operator combines two parents solutions into an offspring one, with a certain probability P_c (set to 0.70). Basically, crossover aims at exploiting the best features of two existing solutions to generate a new good solution. For the mapping, crossover is implemented as a standard single point crossover, that mixes the bindings of the jobs, and as a one-point topological crossover for what concerns the list of priorities. The mutation operator explores the design space

TABLE IV

COMPARISON ON THE EXECUTION TIMES (Time) AND THE NUMBER OF EVALUATIONS (#Eval) OF THE SEARCH METHODS TO REACH THE OPTIMUM VALUE (*ILPOpt.*)

Bench	#Tasks/ #Edges	#Degree	ILP		ACO				SA		TS		GA	
					2-Stage		1-Stage							
			Opt.	Time (s)	Time (s)	#Eval.	Time (s)	#Eval.	Time (s)	#Eval.	Time (s)	#Eval.	Time (s)	#Eval.
S1	5/4	2	3027	0.22	0.20	365	0.15	318	0.23	4721	0.36	2555	0.19	1020
S2	5/4	3	2622	0.61	0.72	1269	0.19	383	0.61	12911	1.04	7077	1.05	5235
S3	5/5	4	3167	0.32	0.10	188	0.12	239	0.18	4048	0.36	2592	0.35	1820
S4	10/9	2	4525	17.41	2.10	2787	2.90	2931	(5747 ± 6.25%)		20.12	80887	6.47	23 172
S5	10/13	3	5695	32.59	3.36	3018	4.70	4631	(6814 ± 2.34%)		10.25	41 497	(6041 ± 2.30%)	
S6	10/12	4	5644	8.32	2.82	2700	4.12	4100	(6458 ± 2.48%)		6.87	25 093	3.33	10 798
S7	15/16	2	7318	7152.89	(7830 ± 0.97%)		(7491 ± 1.91%)		(11 338 ± 8.12%)		(8366 ± 3.23%)		(7957 ± 1.71%)	
S8	15/22	3	8358	711.78	(8814 ± 0.22%)		(8905 ± 2.51%)		(12 776 ± 2.50%)		(9220 ± 3.75%)		(8884 ± 1.81%)	
S9	15/26	4	9618*	29 766.76	(10 120 ± 1.31%)		33.51 12 505		(14 237 ± 5.75%)		9.17 17 277		(10 293 ± 2.27%)	
S10	20/22	2	9289*	24 275.33	(9497 ± 0.13%)		(9490 ± 1.91%)		(13 962 ± 0.29%)		(9587 ± 0.98%)		(9800 ± 4.27%)	
S11	20/32	3	9530*	24 398.21	(9795 ± 2.01%)		(10 019 ± 1.42%)		(15 089 ± 4.63%)		(10 326 ± 2.97%)		(10 666 ± 2.60%)	
S12	20/30	4	11 446*	24 297.01	30.82	12 002	(11 983 ± 2.02%)		(17 387 ± 4.93%)		(11 756 ± 1.28%)		(11 956 ± 2.60%)	

* Heuristic values, not demonstrated to be the optimum.

ILP has a time limit of 12 h. When the ILP result has not been obtained, the average of the best values are reported, along with their percentage relative standard deviation. Number of tasks (#Tasks) and edges (#Edges) has reported for each benchmark. *Degree* represents the maximum number of incident edges to each task.

TABLE V

DIMENSION OF THE PROBLEMS AND THE ILP FORMULATIONS

Bench	#Jobs	#Tasks/#Edges	#Variables	#Constraints
L1	22	10/12	332	833
L2	50	20/30	1364	3585
L3	130	50/80	10 409	28 363
L4	212	75/137	25 830	68 319
L5	268	100/168	41 856	113 221
L6	519	200/319	166 750	465 162
L7	768	300/468	370 873	1 047 848
L8	1258	500/758	1 042 958	2 961 318
L9	1868	750/1118	2 364 976	6 746 779
mp3	32	16/16	436	1073
gsm-dec	90	34/56	3703	10 039
gsm-enc	134	53/81	2295	5129
jpeg	101	51/50	6281	26 239

around an existing solution. When applied to a parent solution, it generates an offspring solution introducing small random changes in the solution encoding, with a uniform probability. In particular, the priorities are modified with a variant of the shift mutation for the permutation representation, while the mapping assigns the jobs to a different implementation point among the available ones. The population is composed by 100 design solutions.

All these approaches feature local searches of the current solution. The SA and the TS are based on this concept to perform the exploration, but also the ACO (during the local optimization of the best solution) and the GA (in the mutation operator) can perform them. Several heuristics can be applied, in particular, to identify which jobs to change [47]. Since we are interested in the comparison of the search methods, we decided to apply the same basic random swap to all the approaches. This avoids a bias in the solutions and, anyhow, the improvements that can be obtained with other heuristics would affect in the same way all the approaches.

For all the explorations, we averaged the results over 30 runs of each task graph on a Intel Xeon X5355 (2.66 GHz and 8 MB of L2 cache) with 8 GB RAM.

B. Results

In the first experiment, we compared the search methods on the execution time and the number of evaluations required

to reach the optimum value. We generated 12 relatively small benchmarks, namely S1–S12 in Table IV, varying the number of tasks and the maximum number of incident edges (column *Degree*). Then, we computed the optimum value (column *ILPOpt.*) with the ILP formulation with a time constraint of 12 h. When the problem size grows over the 30 jobs (S9–S12), ILP reaches a value that is not proven to be optimal and, thus, we reported the obtained values. Finally, we applied the different exploration methods to these benchmarks and, for each of them, we measured the time (column *Time*), in seconds, and the number of evaluations (column *#Eval*) needed to reach the value computed by ILP. Average results, along with relative standard deviation (RSD) (i.e., the dispersion of the results obtained in the different runs from the average), are reported when the heuristics were not able to reach these values within 100 000 evaluations.

The results in Table IV show that our approaches (columns *ACO 1-stage* and *ACO 2-stage*) can reach the optimum values much faster than the other heuristics, both in terms of execution time and number of evaluations. Moreover, both ACO variants reach the ILP values in more cases and perform better than the other search methods also when they are not able, due to the complexity of the exploration, to reach the ILP values (i.e., S7–S12). Moreover, the 2-stage ACO seems to scale better with respect to the 1-stage formulation when raising the size of the problem, both in terms of quality of the solutions and dispersion of the results. Comparing the other methods, the hill-climbing methods are usually very fast in small instances (as shown in particular by the SA results) but the number of iterations required to reach the ILP values are usually huge. In particular, the SA does not exploit any feedback and one provided by the TS (i.e., the tabu list) is not able to devise which are the substructures that can provide good solutions. On the opposite, the GA reaches the optimum values in the same time than the TS, but with a lower number of evaluations. In fact, the GA is able to identify and recombine good substructures, but the crossover and mutation operators require an additional execution time.

In the second experiment, we compared the same search heuristics with respect to the quality of the results on larger benchmarks (namely L1–L9 along with the four real-life

TABLE VI
COMPARISON ON THE SEARCH METHODS ABOUT THE QUALITY OF THE RESULTS

Bench	ACO			SA		TS		GA	
	2-Stage		1-Stage	Av. Best \pm %RSD	(%diff)	Av. Best \pm %RSD	(%diff)	Av. Best \pm %RSD	(%diff)
	Av. Best \pm %RSD	Av. Best \pm %RSD							
L1	5831 \pm 4.48%	5705 \pm 2.87%	-2.16	7702 \pm 7.48%	+32.09	5854 \pm 3.25%	+0.39	5832 \pm 2.07%	+0.02
L2	12312 \pm 3.79%	12103 \pm 3.08%	-1.69	20790 \pm 6.28%	+68.86	12634 \pm 5.30%	+2.61	12779 \pm 3.93%	+3.80
L3	29,598 \pm 4.79%	29872 \pm 3.15%	+0.97	66053 \pm 5.52%	+123.27	30715 \pm 7.85%	+3.82	35445 \pm 2.69%	+19.81
L4	47903 \pm 5.40%	49395 \pm 5.24%	+3.11	106280 \pm 5.11%	+121.86	54746 \pm 5.15%	+14.29	59495 \pm 3.27%	+24.20
L5	60163 \pm 3.28%	62425 \pm 4.12%	+3.76	127248 \pm 7.53%	+111.51	73223 \pm 2.54%	+21.71	77333 \pm 2.45%	+28.54
L6	127151 \pm 3.87%	136991 \pm 6.76%	+7.74	279822 \pm 4.76%	+120.07	168690 \pm 13.9%	+32.67	166557 \pm 2.02%	+30.99
L7	195897 \pm 3.32%	214641 \pm 6.58%	+9.54	438762 \pm 2.56%	+123.98	261480 \pm 5.37%	+33.48	249584 \pm 5.98%	+27.41
L8	363093 \pm 4.03%	408765 \pm 15.3%	+12.58	751281 \pm 1.96%	+106.91	465115 \pm 14.0%	+28.10	418938 \pm 4.26%	+15.38
L9	521399 \pm 2.51%	536791 \pm 1.94%	+2.95	1124864 \pm 1.16%	+115.74	680810 \pm 0.96%	+30.57	620041 \pm 5.20%	+18.92
mp3	62164 \pm 0.04%	64976 \pm 0.01%	+4.52	113243 \pm 15.1%	+82.17	71591 \pm 10.4%	+15.17	65292 \pm 8.34%	+5.03
gsm-dec	36439 \pm 1.92%	38523 \pm 1.25%	+5.72	50932 \pm 8.41%	+39.77	46424 \pm 14.1%	+27.40	37935 \pm 2.68%	+4.11
gsm-enc	92384 \pm 3.02%	94386 \pm 3.24%	+2.17	170133 \pm 9.82%	+84.16	165467 \pm 18.5%	+79.11	106888 \pm 5.21%	+15.70
jpeg	220627K \pm 4.37%	251610K \pm 4.81%	+14.04	562223K \pm 9.50%	+154.83	238721K \pm 4.09%	+8.20	245854K \pm 4.93%	+11.43
		Avg.	+4.87		+98.97		+22.89		+15.80

TABLE VII

PERCENTAGE OF UNFEASIBLE SOLUTIONS GENERATED BY EACH SEARCH METHOD WHEN EVALUATING 25 000 SOLUTIONS

Bench	ACO		SA	TS	GA
	2-Stage	1-Stage			
	(%)	(%)			
L1	0.27	0.29	93.38	4.27	9.36
L2	0.30	0.33	97.92	6.57	15.44
L3	0.33	0.33	99.84	21.06	25.37
L4	0.32	0.32	99.84	20.78	27.97
L5	0.30	0.30	99.63	5.02	18.98
L6	0.32	0.34	99.58	30.82	12.86
L7	0.34	0.35	99.56	20.51	19.35
L8	0.35	0.35	99.52	52.30	32.22
L9	0.33	0.34	99.32	6.32	33.72
mp3	0.45	0.40	91.63	3.30	12.86
gsm-dec	0.34	0.27	95.77	4.74	17.50
gsm-enc	0.56	0.55	98.38	10.76	24.47
jpeg	0.10	0.08	98.92	1.95	7.33

TABLE VIII

COMPARISON AMONG THE OVERALL EXECUTION TIME OF THE SEARCH HEURISTICS, PERFORMING 25 000 EVALUATIONS

Bench	ACO		SA	TS	GA
	2-Stage	1-Stage			
	Time (s)	Time (s)			
L1	8.40	12.38	0.88	4.41	9.95
L2	27.39	45.87	1.04	9.47	18.96
L3	117.02	251.43	1.52	28.23	48.22
L4	338.27	523.48	2.15	51.10	78.53
L5	479.37	764.89	3.06	86.26	119.37
L6	1428.66	2459.86	6.45	237.21	326.23
L7	2883.99	5178.30	10.58	606.39	541.28
L8	7384.71	13499.47	24.68	999.67	998.47
L9	14021.67	26385.01	65.93	4044.71	1918.59
mp3	22.39	23.18	0.91	5.21	8.24
gsm-dec	79.38	111.46	1.64	15.66	22.17
gsm-enc	86.33	108.46	1.49	19.90	27.70
jpeg	144.17	176.72	1.11	19.58	25.77

applications) described in Table V. This table reports the size of the problems (i.e., number of jobs) and the related ILP formulations. In particular, due to the high number of variables and constraints, solving these problems optimally was not possible even increasing the time limit to 24 h. The explorations have been thus executed until they reach the number of 25 000 evaluations since we observed that no improvements are usually obtained over that limit.

Table VI shows, for each one of the search algorithms, the average of the best solutions (column *Av. Best*) obtained during the different runs, along with the RSD (column *%RSD*). The 2-stage ACO has been considered as reference point and, thus, percentage differences from its average best solutions have been also reported for the other heuristics. The results in Table VI show that the ACO methodologies outperform the other search methods in all the situations by at least 16% in average. In fact, the feedback obtained by the previous evaluations is more relevant than what reported by the other methods. In particular, the ACO suggests the better solutions as the GA, but also the better sequence of decisions to obtain that solution. Therefore, it is much easier to identify partial substructures that can contribute to the identification of a good solution. In addition, the 1-stage ACO better takes into account the correlation between mapping and scheduling

problems, but only on small examples (e.g., L1 and L2). On the other hand, the 2-stage ACO scales better with problem size since the reduced number of probabilities that are generated allow the heuristics to be more significant during the exploration. The concept of population and ranking in GA (i.e., additional feedback to drive the exploration) mitigates the effect of random search, as shown by *%RSD* values in Table VI. Moreover, it seems to scale better with the size of the problems, with better results in larger examples. L3 has still a reasonable size to be approached with TS, but a structure difficult to be approached by the GA, that obtains poor results. In fact, when the GA has difficulties to identify the substructures, it usually obtains poor results. It is worth noting that the results obtained with real-life examples are consistent with the ones obtained with synthetic test cases of similar size. In particular, it results that our methodology behaves better than the other methods also approaching different architectural models.

Table VII reports the average number of unfeasible solutions that have been generated during the explorations. These results show that the constructive method of the ACO limits the number of unfeasible solutions, cutting out the unfeasible regions of the design space. The small percentage of unfeasible solutions are generated only by the local search heuristic implemented at the end of each colony. The SA obtains

the worst performance in all the situations. In fact, random changes can easily produce unfeasible situations if specific conditions for the next moves (e.g., the tabu list into the TS) are not adopted. Since TS usually generates a limited set of unfeasible solutions, it is able to explore more solutions in the design space, obtaining better results. However, when it fails and gets stuck in suboptima, the number of unfeasible solutions and the deviation of the results grow (e.g., L6 and L8). Even if the GA generates more unfeasible solutions than the TS, it is more robust than hill-climbing methods, as previously described.

Finally, in Table VIII, we compare the average execution time (in seconds) of the different methodologies. It is worth noting that the overall execution time of the algorithms is composed of two main contributions: 1) the time spent to generate the solutions; and 2) the time spent for their evaluation. In addition, the scheduler terminates the evaluation of a solution when it identifies a constraint violation. Thus, the SA has the shortest execution time with respect to the other algorithms since the time spent to evaluate the solutions is reduced (more than 96% of evaluations are terminated early). As discussed above, the ACO requires an additional time to build the solutions and almost all the solutions refer to feasible evaluations. Moreover, the 2-stage ACO generates a reduced number of probabilities at each decision point with respect to 1-stage ACO and, thus, it is able to contain also the execution time of the exploration.

C. Case Study: JPEG

We applied our approach to the mapping of a real-life application, the JPEG compression algorithm. We target a heterogeneous multiprocessor prototype [9], developed on a Xilinx Virtex-II PRO XC2VP30 FPGA, that uses one of the two PPCs as a master processor and the other one as slave, along with the MB soft cores. The master processor only manages tasks synchronization and sequencing on the slaves through interrupt signals. The slave processors have local memories, connected to a shared memory and to the master processor through a shared bus. Communications are performed through a DMA unit, which is controlled by the master processor and allows overlapping of data transfers and computations by the processing elements. The area on the FPGA not occupied by the soft cores and the other system components (i.e., buses, local and shared memory controllers, I/O controllers) can be used to implement hardware tasks. We configured different architectures, similar to the solution in Fig. 1, where the slave PPC was supported by a varying number of slave MBs (from 1 to 3) integrating a floating point unit (FPU), not available for the hard core. The presence of the FPU explains the better performance for the soft cores on arithmetic intensive tasks. The PPCs have a clock frequency of 200 MHz, while the rest of the system runs at 50 MHz.

Our JPEG implementation is divided into five phases: 1) RGB to YCbCr space color conversion; 2) expansion and down sampling; 3) bi-dimensional discrete cosine transform (2D-DCT); 4) quantization; and 5) entropic coding and file saving. These phases can be performed in separated chains for a minimum of four blocks of 8×8 pixels: the color space

conversion operates per pixel, the 2D-DCT, the Quantization and the entropic coding works on single 8×8 blocks, while down sampling reaches optimal performance on four blocks, since a single value is averaged for each four chrominance values. It is thus possible to parallelize the application on data, extracting as many chains as desired depending on the size of the uncompressed image, as shown in Fig. 5. The root task performs the image reading, while the end task is simply a stub. For our evaluation, we used images of different sizes and extracted task graphs with sizes varying from 20 to 50 tasks, thus presenting from 4 to 10 parallel chains, respectively. We had hardware implementations for the DCT and the RGB, and software implementations for the PPC and the MB for all the tasks. Table III reports the different execution times, in clock cycles, as seen from the master PPC, and the area, in slices, for the hardware cores. To simplify the scheduling of the data transfers, in these experiments, we do not exploit the support to the resource sharing for the hardware accelerators.

The first experiment compares the accuracy of the design solutions generated by the ACO approach for different task graphs on a platform with only one MB besides the slave PPC and, thus, the available area for the FPGA was of 8400 slices. In Table IX, we compare the average results of the 2-stage ACO algorithm (column *ACO*) with the performance of the resulting mapping on the platform (column *platform*) over 10 runs. The results show that the main differences (around 10%) are with 30 and 40 tasks. In fact, in these cases, we have a different distribution of the predicted and the real dynamic communication patterns, that are partially underestimated by the ACO methodology. In particular, during the effective execution on the platform, the distribution of the communications often generates bus contention to be resolved by the interrupt controller. Therefore, the time spent by the interrupt to resolve these contentions generates that execution overhead that was not predicted by our communication model. On the other hand, with 20 and 50 tasks the predicted and the real patterns are more regular. In the former, the lower number of tasks and edges reduces the number of conflicts. In the latter, the execution of a higher number of parallel tasks masks the contentions on the bus and, thus, it results in a lower impact on the overall execution time. In conclusion, the ACO follows quite accurately the behavior of the platform and, in all the experiments, it correctly decided to implement three 2D-DCT in hardware. This shows that the methodology is able to identify efficient solutions for the mapping and scheduling problem.

In the second experiment, we executed the JPEG application composed of 50 tasks on different platforms, representing different combinations in the number of MB processors (i.e., 3 down to 1) and the area for hardware implementations on the FPGA (i.e., 2800–8400). The results in Table X shows, as in the previous case, the prediction still remains quite accurate. In all cases, the heuristic is able to perceive, mainly due to communication overhead, that it is better to use the hardware space to implement the 2D-DCT hardware accelerator instead of many, but slower, hardware RGBs. On the other hand, we also see that raising the number of processors and reducing the available area for hardware cores reduces the overall execution time of the program. In fact,

TABLE IX

AVERAGE OF THE BEST SOLUTIONS OBTAINED BY ACO ALGORITHM
AND ACTUAL PERFORMANCE ON THE TARGET PLATFORM WITH A
VARYING NUMBER OF TASKS

#Tasks/ #Edges	ACO		Platform		Diff.
	Avg.	%RSD	Avg.	%RSD	
20/20	170 416 083	2%	174 236 480	8%	2.19%
30/24	236 037 486	2%	268 569 432	7%	12.11%
40/32	324 599 846	1%	358 962 446	12%	9.57%
50/40	410 332 336	1%	427 313 801	7%	3.97%

Architecture contains one PPC, one MicroBlazes and 8 400 free slices.

TABLE X

AVERAGE OF THE BEST SOLUTIONS OBTAINED BY ACO ALGORITHM
AND ACTUAL PERFORMANCE ON TARGET PLATFORMS WITH VARYING
NUMBER OF SOFT CORES AND FREE AREA FOR HARDWARE
ACCELERATORS

MB/Area	ACO		Platform		Diff.
	Avg.	%RSD	Avg.	%RSD	
3/2800	259 729 940	2%	248 492 658	15%	-4.52%
2/5600	301 159 209	7%	283 861 438	11%	-6.09%
1/8400	410 332 336	1%	427 313 801	7%	3.97%

Application is composed of 50 tasks.

the hardware core can execute only one task and, thus, more parallelism can be exploited with different general purpose processors that are able to execute all the tasks.

VI. CONCLUSION

In this paper, we described an ACO-based heuristic for mapping and scheduling both tasks and communications on heterogeneous multiprocessor architectures and we introduced a problem-specific optimization, decoupling the choices for the scheduling and the mapping in a 2-stage decision process, that performed better when the size of the problems grows. We compared our ACO to previous heuristics and, considering the same number of evaluations, we obtained solutions 16% better on average, despite an overhead in execution time. Moreover, the proposed approach was able to reach the optimal solutions much faster than the other approaches. Finally, we applied our methodology to a real-world application on a realistic MPSoC. We showed that the ACO was able to produce efficient designs with a limited error in approximating the effective performance of the platform when implementing the related solutions.

REFERENCES

- [1] W. Wolf, "The future of multiprocessor systems-on-chips," in *Proc. 41st Assoc. Comput. Machinery/IEEE Design Automat. Conf. (DAC)*, 2004, pp. 681–685.
- [2] D. Bernstein, M. Rodeh, and I. Gertner, "On the complexity of scheduling problems for parallel/pipelined machines," *IEEE Trans. Comput.*, vol. 38, no. 9, pp. 1308–1313, Sep. 1989.
- [3] J. I. Hidalgo and J. Lanchares, "Functional partitioning for hardware-software codesign using genetic algorithms," in *Proc. 23rd EUROMICRO Conf.*, 1997, pp. 631–638.
- [4] T. Wiantong, P. Cheung, and W. Luk, "Comparing three heuristic search methods for functional partitioning in hardware-software codesign," *Design Automat. Embedded Syst.*, vol. 6, no. 4, pp. 425–449, Jul. 2002.
- [5] P. Eles, Z. Peng, K. Kuchcinski, and A. Doboli, "System level hardware/software partitioning based on simulated annealing and tabu search," *Design Automat. Embedded Syst.*, vol. 2, no. 1, pp. 5–32, Jan. 1997.
- [6] S. Banerjee, E. Bozorgzadeh, and N. D. Dutt, "Integrating physical constraints in hw-sw partitioning for architectures with partial dynamic reconfiguration," *IEEE Trans. Very Large Scale Integr. Syst.*, vol. 14, no. 11, pp. 1189–1202, Nov. 2006.
- [7] I. Issenin, E. Brockmeyer, B. Durinck, and N. D. Dutt, "Data-reuse-driven energy-aware cosynthesis of scratch pad memory and hierarchical bus-based communication architecture for multiprocessor streaming applications," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 27, no. 8, pp. 1439–1452, Aug. 2008.
- [8] M. Dorigo, V. Maniezzo, and A. Colomi, "The ant system: Optimization by a colony of cooperating agents," *IEEE Trans. Syst., Man, Cybern.*, vol. 26, no. 1, pp. 29–41, Feb. 1996.
- [9] A. Tumeo, M. Branca, L. Camerini, M. Ceriani, M. Monchiero, G. Palermo, F. Ferrandi, and D. Sciuto, "Prototyping pipelined applications on a heterogeneous FPGA multiprocessor virtual platform," in *Proc. IEEE/Assoc. Comput. Machinery Asia South Pacific Design Automat. Conf. (ASPDAC)*, Jan. 2009, pp. 317–322.
- [10] P. Brucker, A. Drexler, R. Mohring, K. Neumann, and E. Pesch, "Resource-constrained project scheduling: Notation, classification, models, and methods," *Eur. J. Operat. Res.*, vol. 112, no. 1, pp. 3–41, Jan. 1999.
- [11] R. Niemann and P. Marwedel, "An algorithm for hardware/software partitioning using mixed integer linear programming," *Design Automat. Embedded Syst.*, vol. 2, no. 2, pp. 125–163, Mar. 1997.
- [12] T.-Y. Yen and W. Wolf, "Communication synthesis for distributed embedded systems," in *Proc. IEEE/Assoc. Comput. Machinery Int. Conf. Comput.-Aided Design (ICCAD)*, 1995, pp. 288–294.
- [13] Y. Lam, J. Coutinho, W. Luk, and P. Leong, "Optimising multiloop programs for heterogeneous computing systems," in *Proc. 5th Southern Conf. Program. Logic (SPL)*, 2009, pp. 129–134.
- [14] Y. Xie and W. Wolf, "Allocation and scheduling of conditional task graph in hardware/software co-synthesis," in *Proc. Conf. Design, Automat. Test Eur. (DATE)*, 2001, pp. 620–625.
- [15] D. Wu, B. Al-Hashimi, and P. Eles, "Scheduling and mapping of conditional task graphs for the synthesis of low power embedded systems," in *Proc. Design, Automat. Test Conf. Eur. (DATE)*, 2003, pp. 90–95.
- [16] M. Girkar and C. D. Polychronopoulos, "The hierarchical task graph as a universal intermediate representation," *Int. J. Parallel Program.*, vol. 22, no. 5, pp. 519–551, 1994.
- [17] D. G. Feitelson, L. Rudolph, U. Schwegelshohn, K. C. Sevcik, and P. Wong, "Theory and practice in parallel job scheduling," in *Proc. Job Scheduling Strategies Parallel Process. (IPPS)*, 1997, pp. 1–34.
- [18] K. Wilken, J. Liu, and M. Heffernan, "Optimal instruction scheduling using integer programming," in *Proc. Assoc. Comput. Machinery Conf. Program. Language Design Implement. (PLDI)*, 2000, pp. 121–133.
- [19] S. J. Beaty, "Genetic algorithms versus tabu search for instruction scheduling," in *Proc. Int. Conf. Neural Netw. Genetic Algorithms*, Feb. 1993, pp. 496–501.
- [20] M. Grajcar, "Genetic list scheduling algorithm for scheduling and allocation on a loosely coupled heterogeneous multiprocessor system," in *Proc. 36th Assoc. Comput. Machinery/IEEE Conf. Design Automat. (DAC)*, 1999, pp. 280–285.
- [21] S. Jin, G. Schiavone, and D. Turgut, "A performance study of multiprocessor task scheduling algorithms," *J. Supercomput.*, vol. 43, no. 1, pp. 77–97, 2008.
- [22] F. Vahid and T. Le, "Extending the kernighan/lin heuristic for hardware and software functional partitioning," *Design Automat. Embedded Syst.*, vol. 2, no. 2, pp. 237–261, Mar. 1997.
- [23] J. Teich, T. Blickle, and L. Thiele, "An evolutionary approach to system-level synthesis," in *Proc. 5th Int. Workshop Hardware/Software Co-Design (CODES)*, 1997, pp. 167–171.
- [24] R. P. Dick and N. K. Jha, "MOGAC: A multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 17, no. 10, pp. 920–935, Oct. 1998.
- [25] G. Gogniat, M. Auguin, L. Bianco, and A. Pegatoquet, "Communication synthesis and HW/SW integration for embedded system design," in *Proc. 6th Int. Workshop Hardware/Software Codesign (CODES/CASHE)*, Mar. 1998, pp. 49–53.
- [26] H. Nikolov, M. Thompson, T. Stefanov, A. Pimentel, S. Polstra, R. Bose, C. Zissulescu, and E. Deprettere, "Daedalus: Toward composable multimedia MP-SoC design," in *Proc. 45th Ann. Design Automat. Conf. (DAC)*, 2008, pp. 574–579.

- [27] C. Haubelt, T. Schlichter, J. Keinert, and M. Meredith, "SystemCoDesigner: Automatic design space exploration and rapid prototyping from behavioral models," in *Proc. 45th Ann. Design Automat. Conf. (DAC)*, 2008, pp. 580–585.
- [28] M. Purnaprajna, M. Reformat, and W. Pedrycz, "Genetic algorithms for hardware-software partitioning and optimal resource allocation," *J. Syst. Architect.*, vol. 53, no. 7, pp. 339–354, 2007.
- [29] S. Kim, C. Im, and S. Ha, "Efficient exploration of on-chip bus architectures and memory allocation," in *Proc. 2nd IEEE/Assoc. Comput. Machinery/IFIP Int. Conf. Hardware/Software Codesign Syst. Synthesis (CODES+ISSS)*, 2004, pp. 248–253.
- [30] M. Dorigo and T. Stützle, *Ant Colony Optimization*. Cambridge, MA: MIT Press, 2004.
- [31] D. Merkle, M. Middendorf, and H. Schmeck, "Ant colony optimization for resource-constrained project scheduling," *IEEE Trans. Evol. Comput.*, vol. 6, no. 4, pp. 333–346, Aug. 2002.
- [32] C.-W. Chiang, Y.-Q. Huang, and W.-Y. Wang, "Ant colony optimization with parameter adaptation for multimode resource-constrained project scheduling," *J. Intell. Fuzzy Syst.*, vol. 19, nos. 4–5, pp. 345–358, 2008.
- [33] G. Wang, W. Gong, B. DeRenzi, and R. Kastner, "Ant colony optimizations for resource and timing-constrained operation scheduling," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 26, no. 6, pp. 1010–1029, Jun. 2007.
- [34] G. Wang, W. Gong, B. DeRenzi, and R. Kastner, "Application partitioning on programmable platforms using the ant colony optimization," *J. Embedded Comput.*, vol. 1, no. 12, pp. 1–18, 2005.
- [35] P.-C. Chang, I.-W. Wu, J.-J. Shann, and C.-P. Chung, "ETAHM: An energy-aware task allocation algorithm for heterogeneous multiprocessor," in *Proc. 45th Assoc. Comput. Machinery/IEEE Design Automat. Conf. (DAC)*, 2008, pp. 776–779.
- [36] *Panda Framework* [Online]. Available: <http://trac.ws.dei.polimi.it/panda>
- [37] R. P. Dick, D. L. Rhodes, and W. Wolf, "TGFF: Task graphs for free," in *Proc. 6th Int. Workshop Hardware/Software Codesign (CODES/CASHE)*, Mar. 1998, pp. 97–101.
- [38] *NXP: Highly Integrated, Programmable System-on-Chip (SoC)* [Online]. Available: <http://www.nxp.com/products/nexperia>
- [39] *OMAP Applications Processors*, Texas Instruments [Online]. Available: <http://dsp.ti.com>
- [40] *ATMEL D940HF Chip* [Online]. Available: <http://www.atmel.com>
- [41] *hArtes project* [Online]. Available: <http://www.hartes.org>
- [42] *MORPHEUS project* [Online]. Available: <http://www.morpheus-ist.org>
- [43] M. Schmitz, B. Al-Hashimi, and P. Eles, "Cosynthesis of energy-efficient multimode embedded systems with consideration of mode-execution probabilities," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 24, no. 2, pp. 153–169, Feb. 2005.
- [44] *Common Infrastructure for Operations Research (COIN-OR)*, [Online]. Available: <http://www.coin-or.org>
- [45] D. E. Goldberg, *Genetic Algorithms in Search, Optimization, and Machine Learning*. Reading, MA: Addison-Wesley, 1989.
- [46] C. Gagné and M. Parizeau, "Open BEAGLE: A new versatile C++ framework for evolutionary computation," in *Proc. Genetic Evol. Comput. Conf. (GECCO) Late Breaking Papers*, 2002, pp. 161–168.
- [47] Y. Lam, J. Coutinho, W. Luk, and P. Leong, "Mapping and scheduling with task clustering for heterogeneous computing systems," in *Proc. Int. Conf. Field Programm. Logic Applicat. (FPL)*, Sep. 2008, pp. 275–280.



Fabrizio Ferrandi (M'95) received the Laurea (cum laude) degree in electronic engineering, and the Ph.D. degree in information and automation engineering (computer engineering) from the Politecnico di Milano, Milano, Italy, in 1992 and 1997, respectively.

From 1997 to 1999, he was a Post-Doctoral Researcher with the Politecnico di Milano and from 1999 to 2002 he was an Assistant Professor with the same institution. Since 2002, he has been an Associate Professor with the Dipartimento di Elettronica e Informazione, Politecnico di Milano. His current research interests include synthesis, verification simulation and testing of digital circuits and systems.

Dr. Ferrandi is a Member of the Test Technology Technical Committee.



Pier Luca Lanzi (M'05) was born in Turin, Italy, in 1967. He received the Laurea degree in computer science from the Università degli Studi di Udine, Udine, Italy, in 1994, and the Ph.D. degree in computer and automation engineering from the Politecnico di Milano, Milano, Italy, in 1999.

He is currently an Associate Professor with the Dipartimento di Elettronica e Informazione, Politecnico di Milano. His current research interests include evolutionary computation, reinforcement learning, and machine learning. He is interested in applications to data mining and computer games.

Dr. Lanzi received a scholarship from CSELT spa before joining the Dipartimento di Elettronica ed Informazione, Politecnico di Milano. He is an Editorial Board Member of the *Evolutionary Computation Journal*, the *IEEE TRANSACTION ON COMPUTATIONAL INTELLIGENCE* and *AI IN GAMES*, and the *Evolutionary Intelligence*. He is also the Editor-in-Chief of the *SIGEVolution*, the newsletter of the *Association for Computing Machinery Special Interest Group on Genetic and Evolutionary Computation*.



Christian Pilato (S'10) received the Laurea degree in computer engineering from the Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milano, Italy, in 2007. Since 2008, he has been pursuing the Ph.D. degree in information engineering from the same university.

From 2007 to 2008, he was a Research Assistant with the Dipartimento di Elettronica e Informazione, Politecnico di Milano. His current research interests include high-level synthesis, evolutionary algorithms for design space exploration and multiobjective optimization, and multiprocessor designs.



Donatella Sciuto (SM'09) received the Laurea degree in electronic engineering from Politecnico di Milano, Milano, Italy, in 1984, and the Ph.D. degree in electrical and computer engineering from the University of Colorado, Boulder, in 1988.

She was an Assistant Professor with Università di Brescia, Brescia, Italy, until 1992 when she joined Politecnico di Milano. She is currently a Full Professor with the Dipartimento di Elettronica e Informazione, Politecnico di Milano. She has published over 200 papers. Her current research interests

include the methodologies for the design of embedded systems and multicore systems, from the specification level down to the implementation of both the hardware and software components, including reconfigurable and adaptive systems.

Dr. Sciuto is a Member of the International Federation for Information Processing 10.5 and the European Design and Automation Association. She has been a Member of different program committees of the Association for Computing Machinery and the IEEE Electronic Design Automation (EDA) conferences and workshops. She has served as an Associate Editor of the *IEEE TRANSACTIONS ON COMPUTERS*, and now serves as an Associate Editor of the *IEEE EMBEDDED SYSTEMS LETTERS* for the design methodologies topic area and an Associate Editor of the *Journal of Design Automation of Embedded Systems*. She has offered several technical services to the IEEE, in particular, she has been on the executive committee of the Design, Automation and Test in Europe for the past ten years, became the Technical Program Chair in 2006, and the General Chair in 2008. She is the General co-Chair of the Embedded Systems Week in 2009 and 2010. She has also served as an Executive Committee Member of the International Conference on Computer Aided Design for three years and has served a two-year term as the Vice President of Finance for the Council of the EDA, for which she serves as the President elected for the next two years. She has received different IEEE Service Awards and the Outstanding Contribution Award from the Computer Society in 2009.



Antonino Tumeo (S'08) received the Laurea degree in information engineering and the Ph.D. degree in information and automation engineering from Politecnico di Milano, Milano, Italy, in 2005 and 2009, respectively.

He joined the High-Performance Computing Group, Department of Energy's Pacific Northwest National Laboratory, Richland, WA, in 2009, where he is currently a Post-Doctoral Research Associate. His current research interests include system level design and simulation of multi-

threaded/multiprocessor and reconfigurable architectures, hardware-software codesign, field programmable gate arrays prototyping, and general-purpose computation on graphics processing units computing.