徐震 PB20051102 序列检测器设计

实验内容

利用有限状态机的原理设计序列检测器和两个序列产生器,中间通过二选一选择器相连,分别产生一个有效序列和一个无效序列,通过切换选择器的选择信号实现被检测序列的切换,检测到有效序列时输出高电平脉冲。

设计分析

用有限状态机的原理设计序列检测器和产生器,使用三 always 结构和 Moore 状态机模式,

源码

```
module seq(sel,RESET,CLK,detector out);//顶层实体
        input RESET, CLK, sel;
 3
        output detector out;
 4
        wire SEQ EX, SEQ IN, DATA DET, CLK6D;
 5
 6
        SIXFD U0 (CLK, CLK6D);
 7
        SEQ GENERATE EXCLUDE U1 (CLK6D, RESET, SEQ EX);
        SEQ GENERATE INCLUDE U2 (CLK6D, RESET, SEQ IN);
 8
 9
        SELECT U3(sel, SEQ EX, SEQ IN, DATA DET);
10
        SEQ DETECT U4(CLK6D, RESET, DATA DET, detector out);
11
12
     endmodule
13
```


```
module SIXFD(clk,clk6d);//分频器
        input clk;
        output clk6d;
        reg clk6d, clk6d1, clk6d2;
        reg [499:0] cnt1, cnt2, cnt;
       always@(posedge clk)begin
 8
        if(cnt1==10'd499)begin cnt1<=10'd000;clk6d1=~clk6d1;end
 9
        else cnt1<=cnt1+10'd001;</pre>
10
        end
11
12 ⊟
        always@(posedge clk6d1)begin
13
        if(cnt2==10'd499)begin cnt2<=10'd000;clk6d2=~clk6d2;end
14
         else cnt2<=cnt2+10'd001;
15
16
17 ⊟
        always@(posedge clk6d2)begin
        if(cnt==10'd009)begin cnt<=10'd000;clk6d=~clk6d;end
18
19
         else cnt<=cnt+10'd001;</pre>
20
21
22 endmodule
```

```
module SEQ GENERATE EXCLUDE(CLK, RESET, SEQ EXCLUDE);//序列产生器, 无效
  2
              input CLK, RESET;
  3
              output SEQ EXCLUDE;
              reg SEQ EXCLUDE;
  5
              reg [2:0]current_st,next_st;
  6
              parameter S0=3'b000,S1=3'b001,S2=3'b010,S3=3'b011,S4=3'b100,S5=3'b101,S6=3'b110,S7=3'b111;
  8
              always@(posedge CLK or negedge RESET)begin
  9
                   if(!RESET)current_st<=S0;</pre>
 10
                   else current_st<=next_st;</pre>
 11
 12
              always@(current_st)begin
 13
      case(current_st)
 14
       S0: next_st<=S1;
S1: next_st<=S2;</pre>
 15
 16
                       S2: next_st<=S3;
S3: next_st<=S4;
 17
 18
                       S4: next_st<=S5;
S5: next_st<=S6;
 19
 20
                       S6: next_st<=S7;
S7: next_st<=S0;
 21
 22
 23
                        default: next st<=S0;
 24
                   endcase
              end
25
           L
   26
   27
           always@(current_st)begin
                            case(current st)
   28
           29
                                   S0: SEQ_EXCLUDE<=1'b1;
                                   S1: SEQ_EXCLUDE<=1'b1;
  30
  31
                                   S2: SEQ EXCLUDE<=1'b0;
  32
                                   S3: SEQ EXCLUDE<=1'b0;
  33
                                   S4: SEQ EXCLUDE<=1'b0;
  34
                                   S5: SEQ EXCLUDE<=1'b1;
                                   S6: SEQ_EXCLUDE<=1'b1;
  35
  36
                                   S7: SEQ EXCLUDE<=1'b0;
  37
                                   default: SEQ EXCLUDE<=1'b0;
   38
                            endcase
   39
                     end
  40
  41
              endmodule
       module SEQ_GENERATE_INCLUDE(CLK,RESET,SEQ_IN);//序列产生器,有效
          input CLK, RESET;
output SEQ_IN;
reg SEQ_IN;
reg SEQ_IN;
reg [3:0] current_st,next_st;
parameter S0=4'b0000, S1=4'b0001, S2=4'b0010, S3=4'b0011, S4=4'b0100, S5=4'b0101, S6=4'b0110, S7=4'b0111, S8=4'b1000, S9=4'b1001;
          always@(posedge CLK or negedge RESET)begin
if(!RESET)current_st<=50;</pre>
         always@(current_st) begin
case(current_st)
SO: next_stx=S1;
S1: next_stx=S2;
S2: next_stx=S3;
S3: next_stx=S4;
S4: next_stx=S5;
S5: next_stx=S6;
S6: next_stx=S6;
S6: next_stx=S9;
S7: next_stx=S9;
S9: next_stx=S9;
default: next_st<=S0;
endcase
end
10
11
12
13
14
15
16
17
18
19
20
              else current_st<=next_st;</pre>
    21
22
23
24
28 L
29 = 30 = 31
31 32 33
34 35 36
37 38 39 40
41 42 43
444 45
        always (current_st) begin
case (current_st)
80: SEQ_INc=1'bl;
31: SEQ_INc=1'bl;
32: SEQ_INc=1'bl;
33: SEQ_INc=1'bl)
54: SEQ_INc=1'bl)
56: SEQ_INc=1'bl)
56: SEQ_INc=1'bl;
57: SEQ_INc=1'bl;
58: SEQ_INc=1'bl;
58: SEQ_INc=1'bl;
59: SEQ_INc=1'bl;
                S9: SEQ_IN<=1'b0;
default: SEQ_IN<=1'b0;
```


```
module SELECT(sel,SEQ EX,SEQ IN,DATA DET);//选择器
       2
                         input sel, SEQ EX, SEQ IN;
       3
                        output DATA DET;
       4
                        reg DATA DET;
       5
       6
                        always@(sel or SEQ EX or SEQ IN)begin
              7
              case(sel)
       8
                                       1'b1: DATA DET<=SEQ IN;
       9
                                       1'b0: DATA DET<=SEQ EX;
    10
                                endcase
    11
    12
             endmodule
        module SEQ_DETECT(CLK,RESET,datainput,detector_out);//检测器
    input CLK,datainput,RESET;
    output detector_out;
    reg detector_out;
    reg [3:0] current_st,next_st;
    parameter S0=4'b0000,S1=4'b0001,S2=4'b0010,S3=4'b0011,S4=4'b0100,S5=4'b0101,S6=4'b0110,S7=4'b0111,S8=4'b1000,S9=4'b1001;
          always@(posedge CLK)begin
  if(!RESET)current_st<=S0;</pre>
  10
11
12
13
14
15
16
17
18
20
21
22
23
24
25
26
27
28
29
30
31
32
                else current_st<=next_st;</pre>
           always@(current_st,datainput)begin
  case(current_st)
                        if (datainput==1'b1) next_st<=S1;
else next_st<=S0; end</pre>
                   else next_st<=S0;end
S2: begin</pre>
                         if (datainput==1'b1) next_st<=S2;</pre>
                  S2: begin
  if(datainput==1'bl)next_st<=S3;
  else next_st<=S0;end
S3: begin
  if(datainput==1'b0)next_st<=S4;
  else next_st<=S3;end</pre>
                  S4: begin
if (datainput==1'b1) next_st<=S5;
                         else next_st<=S0;end
                   if (datainput==1'b0) next_st<=S6;
else next_st<=S2;end
S6: begin
   if (datainput==1'b0) next st<=S7;</pre>
 33 ⊟
34 |
 35 ⊨
36 ⊟
                            else next_st<=S1;end</pre>
                      S7: begin
                             if (datainput==1'b1) next_st<=S8;</pre>
                             else next_st<=S0;end
  40
                            if (datainput==1'b1) next_st<=S9;</pre>
  41
                             else next_st<=S0;end</pre>
                         if (datainput==1'b0) next_st<=S0;</pre>
  43
                            else next_st<=S1;end
  44
  45
                       default: next_st<=S0;</pre>
  46
                  endcase
  48
             always@(current_st)begin
  if(current_st==S9)detector_out<=1'b1;</pre>
      49
  51
                  else detector_out<=1'b0;</pre>
 54 endmodule
仿真
```

```
module seq(sel,RESET,CLK,detector out);//顶层实体
1
 2
        input RESET, CLK, sel;
 3
        output detector out;
 4
        wire SEQ EX, SEQ IN, DATA DET; //CLK6D;
 5
        //SIXFD U0(CLK, CLK6D);
 6
 7
        SEQ GENERATE EXCLUDE U1 (CLK, RESET, SEQ EX);
        SEQ_GENERATE_INCLUDE U2(CLK, RESET, SEQ_IN);
 8
 9
        SELECT U3(sel,SEQ_EX,SEQ_IN,DATA_DET);
10
        SEQ DETECT U4 (CLK, RESET, DATA DET, detector out);
11
12
     endmodule
```

```
`timescale 10ns/1ns
 2
     module seq_tb();
 3
        reg seltb, RESETtb, CLKtb;
 4
        wire detector out tb;
 5
 6
        initial begin
    7
        CLKtb<=1'b0;
 8
        end
 9
        always #1 CLKtb = ~CLKtb;
10
11
        initial begin
    12
        RESETtb<=1'b0;
13
        #2 RESETtb<=1'b1;</pre>
        #10 RESETtb<=1'b0;
14
15
        #10 RESETtb<=1'b1;
16
        end
17
18
        initial begin
    19
        seltb<=1'b0;
20
        #2 seltb<=1'b1;
21
        #48 seltb<=1'b0;
22
        end
23
24
        seq U0(seltb,RESETtb,CLKtb,detector_out_tb);
25
     endmodule
```




中间结果



Flow Summary Flow Status Successful - Fri Oct 27 12:45:47 2023 Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version Revision Name Top-level Entity Name seq Family Cyclone V Device 5CEFA2F23C8 Timing Models Final Logic utilization (in ALMs) 1,127 / 9,430 (12 %) Total registers 1533 Total pins 4 / 224 (2 %) Total virtual pins 0 Total block memory bits 0 / 1,802,240 (0 %) Total DSP Blocks 0 / 25 (0%) Total HSSI RX PCSs Total HSSI PMA RX Deserializers 0 Total HSSI PMA RX ATT Deserializers 0 Total HSSI TX PCSs 0 Total HSSI PMA TX Serializers 0 Total HSSI PMA TX ATT Serializers 0 Total PLLs 0/4(0%) Total DLLs 0/4(0%)

FPGA 验证



只有当 sel 信号和 reset 信号都是高电平时才有 led 灯闪烁。

总结

Always 函数的敏感信号要包括检测的输入信号,不是只有时钟与reset!