Altera FPGA 综合设计实验

徐震 PB20051102

实验内容

调用一个宏功能模块 ROM, 并在 ROM 中存放正弦波一个完整周期的数据。再编写顶层实体,将 ROM 模块当作元件调用,实现一个正弦波产生器。最终的结果采用 SignalTap || 来观察


设计分析

设计顶层模块调用 mystorage 模块, 顶层模块的输入包括时钟和复位,输出是8位正弦数据。在顶层模块中调用 mystorage 模块, 编写一个1024 位计数器作为其地址输入

源码


```
module FPGA EXP5 XZ(RST,CLK,q);
 1
        input RST, CLK;
 3
        output [7:0]q;
 4
        reg [9:0]count;
 5
 6
        mystorage U0 (count, CLK, q);
        always@(posedge CLK)begin
 8
 9
            if(!RST)count<=10'b0000000000;
10
            else if(count==10'b1111111111) count<=10'b00000000000;
11
            else count<=count+10'b0000000001;
12
13
     endmodule
```

仿真



```
1
      `timescale 10ns/1ns
 2
      module FPGA EXP5 XZ tb();
 3
         reg CLK,RST;
 4
         wire [7:0]q;
 5
 6
         initial CLK<=0;</pre>
 7
         always #1 CLK=~CLK;
 8
 9
         initial begin
10
         RST <= 0;
         #2 RST<=1;
11
12
         end
13
         FPGA EXP5 XZ U0(RST,CLK,q);
14
15
      endmodule
```

中间结果




```
Flow Summary
Flow Status
                                       Successful - Wed Nov 08 18:22:27 2023
Quartus II 64-Bit Version
                                       13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version
Revision Name
                                       FPGA_EXP5_XZ
Top-level Entity Name
                                       FPGA_EXP5_XZ
Family
                                       Cyclone V
Device
                                       5CEFA2F23C8
Timing Models
                                       Final
Logic utilization (in ALMs)
                                       275 / 9,430 ( 3 % )
Total registers
                                       519
Total pins
                                       10 / 224 ( 4 % )
Total virtual pins
                                       45,056 / 1,802,240 ( 3 % )
Total block memory bits
Total DSP Blocks
                                       0 / 25 ( 0 % )
Total HSSI RX PCSs
Total HSSI PMA RX Deserializers
                                       0
Total HSSI PMA RX ATT Deserializers
Total HSSI TX PCSs
Total HSSI PMA TX Serializers
Total HSSI PMA TX ATT Serializers
Total PLLs
                                       0/4(0%)
Total DLLs
                                       0/4(0%)
```

FPGA 验证

1. RST 为高电平时



2. RST 为高电平时



实验总结

注意在初期给 RST 一个低电平以设定电路的初值

当 RST 为低电平,地址默认为 0 时,输出为 80h 即 2⁷7