七段数码管动态显示电路

徐震 PB20051102

#### 实验内容

通过时钟生成位选信号选择位置;通过拨码开关控制段选信号经 4-7 译码器翻译之后使 LED 数码管显示出想要的数字。

### 设计分析

先经过锁存器使得段选信号可以被保存,通过八进制计数器生成位选信号选择被改变的锁存器,将计数器三八译码得到最终的位选信号,同时将锁存器的输出四七译码生成 LED 数码管显示信号。

#### 源码

```
module LED(EN,ORIGINAL_DATA,CHIPS,CLK,a,b,c,d,e,f,g,LED_S0,LED_S1,LED_S2,LED_S3,LED_S4,LED_S5,LED_S6,LED_S7);
input EN,CLK;
input [2:0] CHIPS;
input [3:0] ORIGINAL_DATA;
output a,b,c,d,e,f,g,LED_S0,LED_S1,LED_S2,LED_S3,LED_S4,LED_S5,LED_S6,LED_S7;
wire clk6d;
wire [3:0] d0,d1,d2,d3,d4,d5,d6,d7;
wire [3:0] odo,d1,d2,d3,d4,d5,d6,d7;
wire [3:0] medium_data;

SIXFD(CLK,clk6d);
count U1(clk6d,cose);
DATA_TRANSMIT U2(EN,ORIGINAL_DATA,CHIPS,d0,d1,d2,d3,d4,d5,d6,d7);
Eight_One_Choose U3(d0,d1,d2,d3,d4,d5,d6,d7,cose,medium_data);
Three_Eight_Decode_U4(cose,LED_S0,LED_S1,LED_S2,LED_S3,LED_S4,LED_S5,LED_S6,LED_S7);
Four_Seven_Decode_LED_U5(medium_data,a,b,c,d,e,f,g);
endmodule
```

#### 顶层实体

```
module SIXFD(clk,clk6d);
 2
        input clk;
 3
        output clk6d;
 4
        reg clk6d;
 5
        reg [4:0] cnt;
 6
        always@(posedge clk)begin
 7
        if(cnt==5'b11111)begin cnt<=5'b00000;clk6d=~clk6d;end
 8
        else cnt<=cnt+1;
 9
        end
10
   endmodule
```

#### 六分频器

```
module count(CLK6D,cose);
1
2
        input CLK6D;
3
        output [2:0] cose;
4
        reg [2:0] cose;
5
 6
        always@(posedge CLK6D)begin
 7
            if (cose==3'b111) cose<=3'b000;
8
           else cose=cose+3'b001;
9
        end
10
    endmodule
```

#### 计数器

```
module DATA_TRANSMIT(EN,ORIGINAL_DATA,CHIPS,data0,data1,data2,data3,data4,data5,data6,data7);
         input EN;
 3
         input [3:0]ORIGINAL_DATA;
 4
         input [2:0]CHIPS;
        output [3:0]data0,data1,data2,data3,data4,data5,data6,data7;
 5
        reg [7:0]CS;
 6
        always@(CHIPS)begin
 8
    П
            case (CHIPS)
10
               3'b000: CS<=8'b111111110;
               3'b001: CS<=8'b111111101;
11
               3'b010: CS<=8'b11111011;
12
13
               3'b011: CS<=8'b11110111;
14
               3'b100: CS<=8'b11101111;
15
               3'b101: CS<=8'b11011111;
16
               3'b110: CS<=8'b10111111;
17
               3'b111: CS<=8'b011111111;
18
            endcase
19
        end
20
21
         four_bit_locker U0(ORIGINAL_DATA,EN,CS[0],data0);
22
         four bit locker U1(ORIGINAL DATA, EN, CS[1], data1);
23
         four_bit_locker U2(ORIGINAL_DATA, EN, CS[2], data2);
24
         four_bit_locker U3(ORIGINAL_DATA,EN,CS[3],data3);
25
26
         four_bit_locker U4(ORIGINAL_DATA,EN,CS[4],data4);
         four_bit_locker U5(ORIGINAL_DATA,EN,CS[5],data5);
27
28
         four_bit_locker U6(ORIGINAL_DATA,EN,CS[6],data6);
         four_bit_locker U7(ORIGINAL_DATA, EN, CS[7], data7);
29
30 endmodule
```

#### 八个四比特锁存器

```
module four bit locker(D,EN,CS,Q);
 1
 2
        input EN, CS;
 3
        input [3:0]D;
 4
        output [3:0]Q;
 5
        reg [3:0]Q;
 6
 7
        always@(EN or CS or D)begin
    8
            if (CS==1'b0)
 9
               if (EN==1'b1)Q <=D;
10
         end
     endmodule
11
```

四比特锁存器

```
module Eight_One_Choose(d0,d1,d2,d3,d4,d5,d6,d7,cose,medium_data);
 2
        input [3:0] d0,d1,d2,d3,d4,d5,d6,d7;
 3
        input [2:0] cose;
 4
        output [3:0] medium_data;
 5
        reg [3:0] medium_data;
 6
 7
        always@(cose)begin
    8
    case (cose)
 9
              3'b000: medium_data<=d0;</pre>
10
              3'b001: medium data<=d1;
11
              3'b010: medium data<=d2;
12
              3'b011: medium data<=d3;
13
              3'b100: medium data<=d4;
              3'b101: medium data<=d5;
14
15
              3'b110: medium data<=d6;
              3'b111: medium data<=d7;
16
17
           endcase
18
19
     endmodule
```

#### 八选一选择器

```
module Three Eight_Decode(cose, LED_S0, LED_S1, LED_S2, LED_S3, LED_S4, LED_S5, LED_S6, LED_S7);
         input [2:0]cose;
 3
         output LED S0, LED S1, LED S2, LED S3, LED S4, LED S5, LED S6, LED S7;
 4
         reg [7:0]LED_S;
 5
        always@(cose)begin
 6 ⊟
          case (cose)
 8
              3'b000: LED S<=8'b10000000;
 9
                3'b001: LED_S<=8'b01000000;
                3'b010: LED S<=8'b00100000;
10
                3'b011: LED_S<=8'b00010000;
11
                3'b100: LED S<=8'b00001000;
12
                3'b101: LED_S<=8'b00000100;
13
                3'b110: LED_S<=8'b00000010;
14
               3'b111: LED_S<=8'b000000001;
15
16
            endcase
17
         end
18
         assign LED S0=LED S[0];
19
         assign LED_S1=LED_S[1];
assign LED_S2=LED_S[2];
assign LED_S3=LED_S[3];
20
21
22
23
         assign LED S4=LED S[4];
24
         assign LED_S5=LED_S[5];
25
         assign LED_S6=LED_S[6];
26
         assign LED S7=LED S[7];
28 endmodule
```

三八译码器


```
module Four Seven Decode LED(medium data,a,b,c,d,e,f,g);
 2
         input [3:0] medium data;
 3
        output a,b,c,d,e,f,g;
 4
        reg [6:0] final data;
 5
 6
        always@(medium data)begin
    7
    case (medium data)
 8
               4'b0000: final_data<=7'b0000001;
 9
               4'b0001: final data<=7'b1001111;
10
               4'b0010: final data<=7'b0010010;
11
               4'b0011: final data<=7'b0000110;
               4'b0100: final data<=7'b1001100;
12
13
               4'b0101: final data<=7'b0100100;
               4'b0110: final data<=7'b0100000;
14
15
               4'b0111: final data<=7'b0001111;
16
               4'b1000: final data<=7'b00000000;
17
               4'b1001: final data<=7'b0000100;
18
               4'b1010: final data<=7'b0001000;
19
               4'b1011: final data<=7'b1100000;
20
               4'b1100: final data<=7'b0110001;
               4'b1101: final data<=7'b1000010;
21
               4'b1110: final data<=7'b0110000;
22
23
               4'b1111: final data<=7'b0111000;
24
           endcase
25
        end
26
        assign a=final data[6];
        assign b=final data[5];
27
28
        assign c=final data[4];
29
        assign d=final data[3];
30
        assign e=final data[2];
31
        assign f=final data[1];
32
        assign g=final data[0];
33
34
     endmodule
```

#### 四七译码器

## 仿真



# 中间结果



Flow Summary		
Flow Status	Successful - Wed Oct 25 14:45:22 2023	
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version	
Revision Name	LED	
Top-level Entity Name	LED	
Family	Cyclone V	
Device	5CEFA2F23C8	
Timing Models	Final	
Logic utilization (in ALMs)	45 / 9,430 ( < 1 % )	
Total registers	11	
Total pins	24 / 224 ( 11 % )	
Total virtual pins	0	
Total block memory bits	0 / 1,802,240 ( 0 % )	
Total DSP Blocks	0 / 25 ( 0 % )	
Total HSSI RX PCSs	0	
Total HSSI PMA RX Deserializers	0	
Total HSSI PMA RX ATT Deserializers	0	
Total HSSI TX PCSs	0	
Total HSSI PMA TX Serializers	0	
Total HSSI PMA TX ATT Serializers	0	
Total PLLs	0 / 4 ( 0 % )	
Total DLLs	0 / 4 ( 0 % )	

## FPGA 验证结果

□_ CHIPS[2]	Input	PIN_Y11
L CHIPS[1]	Input	PIN_R11
in_ CHIPS[0]	Input	PIN_U12
in_ CLK	Input	PIN_W16
in_ EN	Input	PIN_V13
cut LED_S0	Output	PIN_E12
ut LED_S1	Output	PIN_D13
ut LED_S2	Output	PIN_A13
out LED_S3	Output	PIN_C11
ut LED_S4	Output	PIN_F13
ut LED_S5	Output	PIN_E14
ut LED_S6	Output	PIN_B15
ºººt LED_S7	Output	PIN_B16
ORIGINAL_DATA[3]	Input	PIN_AB13
ORIGINAL_DATA[2]	Input	PIN_Y14
ORIGINAL_DATA[1]	Input	PIN_Y15
ORIGINAL_DATA[0]	Input	PIN_AA15
out a	Output	PIN_K19
out b	Output	PIN_H18
out c	Output	PIN_K20
out d	Output	PIN_M18
out e	Output	PIN_E16
out f	Output	PIN_G13
out g	Output	PIN_G17

改变 CHIPS 信号可以选择要设定的位, 改变 ORIGINAL\_DATA 信号可以 改变该位置的数字, EN 是使能信号, EN=1 时使能, EN=0 时保持。

## 总结

注意顶层实体数据传输的过程中数据位数不要写错