矩阵键盘扫描控制电路设计

徐震 PB20051102

实验内容

生成随时钟周期选择每一列的列选信号作为输出,键盘上的行选信号作为输入,用来实现按键数字在数码管上的显示

设计分析

生成随时钟周期选择每一列的列选信号作为输出,键盘上的行选信号作为输入,通过确认行和列的电平来判断是哪个按钮被按下

源码


```
module keyboard xz(SW R3,SW R2,SW R1,SW R0,CLK,a,b,c,d,e,f,g,COM,SW C03,SW C02,SW C01,SW C00);
     //顶层实体
 3
        input SW R3, SW R2, SW R1, SW R0, CLK;
 4
        output a,b,c,d,e,f,g,COM,SW_CO3,SW_CO2,SW_CO1,SW_CO0;
       wire [1:0]colum_chose, saved_colum;
       wire CLKD6;
       wire [3:0]data;
       wire [2:0]row CHS;
 8
10
       DF6 U0 (CLK, CLKD6);
       counter U1(CLKD6,colum chose);
11
       colum U2(colum_chose, SW_CO3, SW_CO2, SW_CO1, SW_CO0);
13
       row_CHS U3(SW_R3,SW_R2,SW_R1,SW_R0,row_CHS);
       Q_save_colum U4(row_CHS,CLKD6,colum_chose,saved_colum);
judge U5(row_CHS,saved_colum,data);
15
16
       FOUR_SEVEN_DECODE U6(data,a,b,c,d,e,f,g);
17
       assign COM=1'b1;
18
19 endmodule
     module DF6(clk.clk6d):
 1
     //分频器
 3
        input clk;
 4
         output clk6d;
       reg clk6d;
        reg [19:0] cnt;
   ☐ always@(posedge clk)begin
        if(cnt==20'b1111111111111111111111)begin cnt<=20'b0000000000000000;clk6d=~clk6d;end
 8
        else cnt<=cnt+20'b0000000000000000000001;
         end
10
11 endmodule
      module counter(clk,colum chose);
      //计数器
 2
 3
         input clk;
         output [1:0]colum_chose;
 4
         reg [1:0]colum chose=2'b00;
 5
 6
 7 🛭 always@(posedge clk)begin
 8
         if(colum_chose==2'b11)colum_chose<=2'b00;
 9
         else colum chose<= colum chose+2'b01;
10
         end
11 endmodule
```

```
module colum (colum_chose, SW_CO3, SW_CO2, SW_CO1, SW_CO0);
 2
    //生成列选信号
 3
       input [1:0] colum chose;
        output SW CO3, SW CO2, SW CO1, SW CO0;
 4
 5
        reg SW CO3, SW CO2, SW CO1, SW CO0;
 6
 7 🖯
       always@(colum chose)begin
8 FI
          case (colum chose)
 9
             2'b00: begin SW CO3<=1'b1;SW CO2<=1'b1;SW CO1<=1'b1;SW CO0<=1'b0;end
10
             2'b01: begin SW CO3<=1'b1; SW CO2<=1'b1; SW CO1<=1'b0; SW CO0<=1'b1; end
             2'b10: begin SW_CO3<=1'b1;SW_CO2<=1'b0;SW_CO1<=1'b1;SW_CO0<=1'b1;end
2'b11: begin SW_CO3<=1'b0;SW_CO2<=1'b1;SW_CO1<=1'b1;SW_CO0<=1'b1;end
11
12
13
        end
14
15 endmodule
      module row CHS(SW R3,SW R2,SW R1,SW R0,row chose);
      //编码器,编码行选信号
 3
          input SW R3, SW R2, SW R1, SW R0;
          output [2:0] row chose;
 4
 5
         reg [2:0] row chose;
 6
 7
    always@(SW R3 or SW R2 or SW R1 or SW R0)begin
 8
             case({SW R3,SW R2,SW R1,SW R0})
 9
                 4'b1111: begin row chose<=3'b100;end
10
                 4'b1110: begin row chose<=3'b000;end
11
                 4'b1101: begin row chose<=3'b001;end
12
                 4'b1011: begin row_chose<=3'b010;end
13
                 4'b0111: begin row chose<=3'b011;end
14
             endcase
15
          end
16
      endmodule
      module Q_save_colum(row_chose,clk6d,colum_chose,saved_colum);
      //边缘触发寄存器,保留状态使输出稳定
 2
 3
         input [2:0] row chose;
         input [1:0] colum chose;
 4
 5
         input clk6d;
 6
         output [1:0] saved colum;
 7
         reg [1:0] saved colum;
 8
 9
         always@(posedge clk6d)begin
    10
             if(row chose!=3'b100)saved colum<=colum chose;
11
         end
12
      endmodule
```


```
module judge(row_chose,colum_chose,data);
//通过列选信号和行选信号判断按下的按键、输出是二进制编码的数字
 2
 3
          input [2:0]row chose;
 4
          input [1:0] colum chose;
          output [3:0]data;
          reg [3:0]data;
 6
 8
          always@(row_chose or colum_chose)
 9
    E
             if (row chose!=3'b100) begin
10
                if (row chose==3'b000)
                    case (colum chose)
11
    Ė
12
                       2'b00: begin data<=4'b0000;end
13
                        2'b01: begin data<=4'b0001;end
                       2'b10: begin data<=4'b0010;end
14
                       2'b11: begin data<=4'b0011;end
15
16
                    endcase
17
                else if (row chose==3'b001)
                   case(colum chose)
18
    Ė
19
                        2'b00: begin data<=4'b0100;end
                       2'b01: begin data<=4'b0101;end
20
                       2'b10: begin data<=4'b0110;end
21
22
                       2'b11: begin data<=4'b0111;end
23
                    endcase
24
                else if (row chose==3'b010)
25
     E
                   case (colum chose)
26
                       2'b00: begin data<=4'b1000;end
                        2'b01: begin data<=4'b1001;end
27
                        2'b10: begin data<=4'b1010;end
28
29
                       2'b11: begin data<=4'b1011;end
30
                    endcase
31
                else if (row chose==3'b011)
                    case (colum_chose)
32 F
33
                        2'b00: begin data <= 4'b1100; end
                        2'b01: begin data<=4'b1101;end
34
                        2'b10: begin data<=4'b1110;end
35
36
                        2'b11: begin data<=4'b1111;end
37
38
             end
39 endmodule
      module FOUR SEVEN DECODE(data,a,b,c,d,e,f,g);
//47译码器, 把二进制编码译制为数码管的控制信号
  1
  2
  3
          input [3:0]data;
           output a,b,c,d,e,f,g;
  4
  5
           reg [6:0]final data;
  6
  7
          always@(data)begin
     F
  8
     B
              case (data)
                 4'b0000: final_data<=7'b00000001;
                 4'b0001: final_data<=7'b1001111;
4'b0010: final_data<=7'b0010010;
 10
 11
 12
                 4'b0011: final data<=7'b0000110;
                 4'b0100: final_data<=7'b1001100;
4'b0101: final_data<=7'b0100100;
 13
14
 15
                  4'b0110: final data<=7'b01000000;
                 4'b0111: final_data<=7'b0001111;
4'b1000: final_data<=7'b00000000;
 16
17
                  4'b1001: final_data<=7'b00000100;
18
                 4'b1010: final_data<=7'b0001000;
4'b1011: final_data<=7'b1100000;
 19
 20
                 4'b1100: final_data<=7'b0110001;
 21
                 4'b1101: final_data<=7'b1000010;
4'b1110: final_data<=7'b0110000;
 22
 23
                  4'b1111: final_data<=7'b0111000;
 24
 25
              endcase
 26
           end
 27
           assign a=final_data[6];
          assign b=final_data[5];
assign c=final_data[4];
 28
 29
 30
           assign d=final_data[3];
 31
           assign e=final data[2];
          assign f=final data[1];
 32
 33
          assign g=final data[0];
34
     endmodule
```

仿真

```
timescale 10ns/lns
     module keyboard_xz_tb();
        reg SW_R3,SW_R2,SW_R1,SW_R0,CLK;
 3
        wire a,b,c,d,e,f,g,COM,SW_CO3,SW_CO2,SW_CO1,SW_CO0;
 4
 5
        initial CLK=0;
 6
        always #1 CLK=~CLK;
       initial begin
        #0 SW_R3<=1'b1;#0 SW_R2<=1'b1;#0 SW_R1<=1'b1;#0 SW_R0<=1'b1;
10
11
        end
12
   8
       always begin
13
        #4 SW_R3<=1'b1;#0 SW R2<=1'b1;#0 SW R1<=1'b1;#0 SW_R0<=1'b0;
14
        #2 SW R3<=1'b1;#0 SW R2<=1'b1;#0 SW R1<=1'b0;#0 SW R0<=1'b1;
15
        #2 SW R3<=1'b1;#0 SW R2<=1'b0;#0 SW R1<=1'b1;#0 SW R0<=1'b1;
16
        #2 SW R3<=1'b0; #0 SW R2<=1'b1; #0 SW R1<=1'b1; #0 SW R0<=1'b1;
        #2 SW_R3<=1'b1;#0 SW_R2<=1'b1;#0 SW_R1<=1'b1;#0 SW_R0<=1'b1;
19
20
        keyboard xz U0(SW R3,SW R2,SW R1,SW R0,CLK,a,b,c,d,e,f,g,COM,SW CO3,SW CO2,SW CO1,SW CO0);
21
```



中间结果



```
Successful - Wed Nov 01 19:55:35 2023
Flow Status
Quartus II 64-Bit Version
                                      13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version
Revision Name
                                      keyboard_xz
Top-level Entity Name
                                      keyboard_xz
Family
                                      Cyclone V
                                     5CEFA2F23C8
Device
Timing Models
                                     Final
Logic utilization (in ALMs)
                                     27 / 9,430 ( < 1 % )
Total registers
                                     27
Total pins
                                     17 / 224 (8%)
Total virtual pins
Total block memory bits
                                     0 / 1,802,240 ( 0 % )
Total DSP Blocks
                                     0/25(0%)
Total HSSI RX PCSs
Total HSSI PMA RX Deserializers
Total HSSI PMA RX ATT Deserializers
Total HSSITX PCSs
Total HSSI PMA TX Serializers
Total HSSI PMA TX ATT Serializers
                                     0/4(0%)
Total PLLs
Total DLLs
                                     0/4(0%)
```

FPGA 验证

依次按下数字键盘,均显示按下的数字,没有抖动

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate
□ CLK	Input	PIN_W16	4A	B4A_N0	PIN_W16	2.5 V (default)		12mA (default)	
out COM	Output	PIN_C11	7A	B7A_N0	PIN_C11	2.5 V (default)		12mA (default)	1 (default)
94 SW_C00	Output	PIN_Y17	4A	B4A_N0	PIN_Y17	2.5 V (default)		12mA (default)	1 (default)
SW_CO1	Output	PIN_AA20	4A	B4A_N0	PIN_AA20	2.5 V (default)		12mA (default)	1 (default)
94 SW_C02	Output	PIN_AB20	4A	B4A_N0	PIN_AB20	2.5 V (default)		12mA (default)	1 (default)
SW_CO3	Output	PIN_AB22	4A	B4A_N0	PIN_AB22	2.5 V (default)		12mA (default)	1 (default)
II SW_R0	Input	PIN_Y21	4A	B4A_N0	PIN_Y21	2.5 V (default)		12mA (default)	
SW_R1	Input	PIN_Y19	4A	B4A_N0	PIN_Y19	2.5 V (default)		12mA (default)	
in_ SW_R2	Input	PIN_W21	4A	B4A_N0	PIN_W21	2.5 V (default)		12mA (default)	
SW_R3	Input	PIN_V21	4A	B4A_N0	PIN_V21	2.5 V (default)		12mA (default)	
out a	Output	PIN_K19	7A	B7A_N0	PIN_K19	2.5 V (default)		12mA (default)	1 (default)
out b	Output	PIN_H18	7A	B7A_N0	PIN_H18	2.5 V (default)		12mA (default)	1 (default)
out C	Output	PIN_K20	7A	B7A_N0	PIN_K20	2.5 V (default)		12mA (default)	1 (default)
out d	Output	PIN_M18	5B	B5B_N0	PIN_M18	2.5 V (default)		12mA (default)	1 (default)
out e	Output	PIN_E16	7A	B7A_N0	PIN_E16	2.5 V (default)		12mA (default)	1 (default)
out f	Output	PIN_G13	7A	B7A_N0	PIN_G13	2.5 V (default)		12mA (default)	1 (default)
out g	Output	PIN_G17	7A	B7A_N0	PIN_G17	2.5 V (default)		12mA (default)	1 (default)

实验总结

注意判断按键位置时应该加入边缘触发的触发器维持电路稳定