

# ZHEN XU

East Campus, University of Science and Technology of China, No.96, JinZhai Road, Hefei, Anhui, 230026,  
P.R.China.

☎ +86 13944854794 ✉ [xuzhen020913@gmail.com](mailto:xuzhen020913@gmail.com) 🌐 [github.com/xuzhen0913](https://github.com/xuzhen0913)

## Education

University of Science and Technology of China

Sep. 2020 – Present

*Bachelor of Engineering in Electrical Engineering*

*Hefei, Anhui*

GPA: 3.42/4.3(85/100) Ranking: 25/76

Honors: Scholarship for Elite Class, Awarded to students admitted to the Elite Class

## Relevant Coursework

- Design of Analog Integrated Circuits
- Digital Integrated Circuits Design
- The Practice of Chip Design
- Electromagnetic Field and Wave
- Linear Electronic Circuits
- Nonlinear Electronic Circuits
- Digital Logic Circuits
- Materials and physics of semiconductors

## Research Experience

Integrated Nanoelectronics and X-Computing Lab, USTC

March 2023 – August 2023

*Research Intern*

*Hefei, Anhui*

- Conducted extensive research on two-dimensional semiconductor devices, focusing particularly on the manufacture and properties of  $MoS_2$ , and enhancing its interface properties using *hexagonal BN*.
- Participated in hands-on production activities for transistor devices, including scribing, lithography, lift-off, ALD, CVD, and more, to assess the properties of 2D semiconductor devices.
- Researched the development of 2T1C and 3T0C models for storage, as well as the integration of storage and computation.

## Academic Activities

Design and Implementation of Integer Square Root Circuit | Verilog HDL, Cadence

May 2024

- Designed an Integer Square Root circuit and its testbench using Verilog HDL.
- Conducted code simulation and netlist simulation using Cadence Incisive.
- Conducted logic synthesis and equivalence checking using Cadence Genus.
- Completed physical design of the chip using Cadence Innovus.

Design and Application of Operational Amplifier Circuits | Cadence

June 2024

- Used Cadence to design an Open Loop Operational Amplifier that meets the following specifications: a Gain of  $90dB$ , a Unit Gain Bandwidth of approximately  $80MHz$ , a Phase Margin greater than  $50^\circ$ , a Slew Rate greater than  $25V/\mu s$ , an Output Swing greater than  $0.6V$ , an output DC level of approximately  $1V$ , and a power consumption of less than  $1mW$ .
- Used this Operational Amplifier to design a Voltage Follower, which has a Bandwidth of  $90MHz$  and good tracking characteristics within the range of  $450mV$  to  $1.8V$  (with a supply voltage of  $1.8V$  and an allowable error of  $10\mu V$ ).
- Used this Operational Amplifier to design an Inverting Amplifier with a Gain of  $-10$ , featuring excellent low-frequency gain and Bandwidth.

## Skills

Languages: Chinese(native), English(TOEFL 106, GRE 323+3.5)

Programming Languages: Verilog HDL, C, LaTeX, MATLAB

Developer Tools: Cadence, Quartus, VS Code, MATLAB

## Interests

**Long-distance Running:** Running long distances 4 to 5 times a week has become a habit that helps me stay focus at work.

**Frontend Development:** I created my [personal homepage](#) and developed a [guide website](#) for studying abroad.