
(a) DS0 V read; n=10
A1
A8
A64
Mean latency (cycles)
0
200
400
600
800
1000
entry
internal
address
return
Observed path phase
(b) DS0 V write; n=10
Mean latency (cycles)
0
250
500
750
1000
1250
entry
internal
address
return
Observed path phase
(c) Non-atomic software HPM window
Median HPM misses (count)
0
1
10
100
1e3
1e4
V HPM
A HPM
Solo
A1
A8
A16
A64
Co-run condition