
(a) RTL simulation; behavioral FIFO DDR
1e6
V elapsed (simulation cycles)
0
1
2
3
4
5
Solo
A1
A8
A64
16
32
64
IOTLB capacity (entries)
(b) A walks; V walks=0 in all cells
A walks (count)
0
2000
4000
6000
8000
16
32
64
IOTLB capacity (entries)