# Solutions: Problem 2.7


# **Question 1:**

## Part A:

You have been asked to design a cache with the following properties:

- Data words are 32 bits each
- A cache block will contain 2048 bits of data
- The cache is direct mapped
- The address supplied from the CPU is 32 bits long
- · There are 2048 blocks in the cache
- · Addresses are to the word

Pictured below is the general structure of a cache. There are 8 fields (labeled a, b, c, d, e, f, g, and h). In the space below you'll need to indicate the proper name or number of bits for a particular portion of this cache configuration. Whether a name or number should be entered will be specified:



(name	)	
	(name)	(name)

- You are being asked to show what part of a physical address form the index, offset, and tag. < f > refers to the most significant bits of the address so this is the tag.
- g. (name) \_\_\_\_\_
- It follows that the next part of the address is the index.
- h. (name) \_\_\_\_\_
- The least significant bits form the offset.

C.	(number)
-	There are 2 <sup>11</sup> bits / block and there are 2 <sup>5</sup> bits / word. Thus there are 2 <sup>6</sup> words / block so we need 6 bits of offset.
b.	(number)
-	There are 2 <sup>11</sup> blocks and the cache is direct mapped (or "1-way set associative"). Therefore, we need 11 bits of index.
a.	(number)
-	The remaining bits form the tag. Thus, $32 - 6 - 11 \rightarrow 15$ bits of tag.
d.	(number)
-	Field < d > refers to the fact that a tag must be stored in each block. Thus, 15 bits are kept in each block.
e.	(number)

6

- Field < e > asks you to specify the total number of bits / block. This is 2048.
- i. What 3 things must be compared at ? to determine if the cache entry is useable or not?
- We need to compare the valid bit associated with the block, the tag stored in the block, and the tag associated with the physical address. The tags should be the same and the valid bit should be 1.
- i. What is the total size of the cache?
- There are 2048 blocks in the cache and there are 2048 bits / block.
  - o There are 8 bits / byte
  - o Thus, there are 256 bytes / block
- 2048 blocks x 256 bytes / block  $\rightarrow$  2<sup>19</sup> bytes (or 0.5 MB)

## Part B:

Now, let's consider what happens if we make our cache 2-way set-associative instead of direct mapped. However, as before, the following still applies:

- Data words are 32 bits each
- A cache block will contain 2048 bits of data
- The address supplied from the CPU is 32 bits long
- There are 2048 blocks in the cache
- Addresses are to the word

#### Number of bits in offset?

There are still 6 bits in the offset; data is still word addressed

## Number of bits in index?

- We now need one less bit of index because we address to the set
  - $\circ$  2<sup>11</sup> blocks / 2<sup>1</sup> blocks/set = 2<sup>10</sup> sets
  - o (10 bits of index needed)

## Number of bits in tag?

-32-6-10=16 bits.

#### Part C:

Now, let's consider what happens if we make our cache 4-way set-associative instead of direct mapped. However, as before, the following still applies:

- Data words are 32 bits each
- A cache block will contain 2048 bits of data
- The address supplied from the CPU is 32 bits long
- · There are 2048 blocks in the cache
- Addresses are to the word

#### Number of bits in offset?

- There are still 6 bits in the offset; data is still word addressed

#### Number of bits in index?

- We now need one less bit of index because we address to the set
  - o 2<sup>11</sup> blocks / 2<sup>2</sup> blocks/set = 2<sup>9</sup> sets
  - o (9 bits of index needed)

## Number of bits in tag?

32 - 6 - 9 = 17 bits.

### Part D:

Now, let's consider what happens if data is byte addressable. We'll keep the cache 4-way set associative for this question. However, as before, the following still applies:

- Data words are 32 bits each
- A cache block will contain 2048 bits of data
- The address supplied from the CPU is 32 bits long
- There are 2048 blocks in the cache

## Number of bits in offset?

- There were 6 bits in the offset
- Now, each of the 4 bytes of a given word can be individually addressed
  - o Therefore, we need 2 more bits of address per word
- Thus,  $2^6$  words \*  $2^2$  bytes / word  $\rightarrow 2^8$ 
  - o 8 bits of offset are needed.

#### Number of bits in index?

- We need the same number of index bits as in Part D
  - $\circ$  2<sup>11</sup> blocks / 2<sup>2</sup> blocks/set = 2<sup>9</sup> sets
  - o (9 bits of index needed)

## Number of bits in tag?

-32-8-9=15 bits.

## Part E:

Now, let's consider what happens if the size of our physical address changes from 32 bits to 64 bits. We'll keep the cache 4-way set associative and data will still be addressable to the byte for this question. However, as before, the following still applies:

- A cache block will contain 2048 bits of data
- There are 2048 blocks in the cache

Number of bits in offset?

- 8 (as above)

Number of bits in index?

- 9 (as above)

Number of bits in offset?

-  $64 - 8 - 9 \rightarrow 47$  bits