


Introducció (1): Repàs

What is Computer Systems?



Problem

Algorithm

Program

Instruction Set
Architecture

Microarchitecture

Circuit

Who scores the
highest on the exam?

Quicksort


Human-readable
language (Java,C)

Machine Language

Hardware Design

Electrons, Resistors,
Capacitors, etc.

What is Computer Systems?



Problem

Who scores the highest on the exam?

Algorithm

Quicksort

Program

Human-readable language (Java,C)

Instruction Set Architecture

Machine Language


Microarchitecture

Hardware Design

Circuit

Electrons, Resistors, Capacitors, etc.

Computer Systems Match User Requirements to Hardware Technologies



Problem

Algorithm

Program

Instruction Set
Architecture

Microarchitecture

Circuit

Who scores the
highest on the exam?

Quicksort


Human-readable
language (Java,C)

Machine Language

Hardware Design


Electrons, Resistors,
Capacitors, etc.

Computer System View



Two Fundamental Aspects of Computer Systems

- How is a human-readable program translated to a representation that computers can understand?
- How does a modern computer execute that program?



Who scores the highest on the exam?

Quicksort

Human-readable language (Java,C)

Machine Language

Hardware Design

Electrons, Resistors, Capacitors, etc.

The “Translation” Process, a.k.a., **Compilation**

- It translates a text file to an executable binary file (a.k.a., executable) consisting of a sequence of **instructions**
- Why binary? Computers understand only 0s and 1s

Example: swap.c (Human readable)


```
swap(size_t v[], size_t k)
{
    size_t temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
    printf(“%d\n”,temp)
}
```



Executable Binary (Machine-readable)

```
00000000001101011001001100010011
00000000011001010000001100110011
000000000000000110011001010000011
00000000100000110011001110000011
00000000011100110011000000100011
00000000010100110011010000100011
0000000000000000100000001100111
```

The “Translation” Process



Example: swap.c (Human readable)


```
swap(size_t v[], size_t k)
{
    size_t temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
    printf("%d\n",temp)
}
```



Executable Binary (Machine-readable)

```
00000000001101011001001100010011
000000000011001010000001100110011
000000000000000110011001010000011
00000000100000110011001110000011
00000000011100110011000000100011
00000000010100110011010000100011
0000000000000000100000001100111
```


The “Translation” Process



Example: `swap.c` (Human readable)


```
swap(size_t v[], size_t k)
{
    size_t temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
    printf("%d\n",temp)
}
```



Executable Binary (Machine-readable)

```
00000000001101011001001100010011
00000000011001010000001100110011
00000000000000110011001010000011
00000000100000110011001110000011
00000000011100110011000000100011
00000000010100110011010000100011
0000000000000000100000001100111
```


The “Translation” Process



Example: `swap.c` (Human readable)

```
swap(size_t v[], size_t k)
{
    size_t temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
    printf("%d\n",temp)
}
```

The “Translation” Process



Example: `swap.c` (Human readable)


```
swap(size_t v[], size_t k)
{
    size_t temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
    printf("%d\n",temp)
}
```



Assembly program: `swap.s`

```
swap:
    slli x6, x11, 3
    add x6, x10, x6
    ld x5, 0(x6)
    ld x7, 8(x6)
    sd x7, 0(x6)
    sd x5, 8(x6)
    jalr x0, 0(x1)
    ecall _printf
```

The “Translation” Process



Assembly program: `swap.s`

`swap:`


```
slli x6, x11, 3
add x6, x10, x6
ld x5, 0(x6)
ld x7, 8(x6)
sd x7, 0(x6)
sd x5, 8(x6)
jalr x0, 0(x1)
ecall _printf
```

Relocatable Binary

```
00000000001101011001001100010011
00000000011001010000001100110011
000000000000000110011001010000011
00000000100000110011001110000011
00000000011100110011000000100011
00000000010100110011010000100011
0000000000000000100000001100111
stub _printf
```

The assembly code is translated into a relocatable binary format. The last line, `stub _printf`, is circled in orange.

The “Translation” Process



Relocatable Binary

```

00000000001101011001001100010011
00000000011001010000001100110011
00000000000000110011001010000011
00000000100000110011001110000011
00000000011100110011000000100011
00000000010100110011010000100011
0000000000000000100000001100111
stub _printf
    
```

Relocatable Binary for `printf.o`


Executable Binary

```

00000000001101011001001100010011
00000000011001010000001100110011
00000000000000110011001010000011
00000000100000110011001110000011
00000000011100110011000000100011
00000000010100110011010000100011
0000000000000000100000001100111
10100000011100001000000001100111
    
```

Back to Layers of Transformation...


- How is a human-readable program translated to a representation that computers can understand?




Instruction Set Architecture (ISA)

- Instructions are the language the computer understand
- Instruction Set is the vocabulary of that language
- It serves as the hardware/software interface
 - Defines instruction format (bit encoding)
 - Number of explicit operands per instruction
 - Operand location
 - Number of bits per instruction
 - Instruction length: fixed, short, long, or variable., ...
 - Examples: *MIPS, Alpha, x86, IBM 360, VAX, ARM, JVM*

Instruction Set Architecture

- Little research on ISA, much more microarch. research
 - ISA is stable now. “One ISA rules them all.”
 - Free, open ISA: RISC V (UC Berkeley, <https://riscv.org/>)
- 
- Instead, focus on optimizing the implementation.
- Interesting question: can we have one microarchitecture (implementation) for different ISAs?
 - Can a microarchitecture designed for ISA X execute ISA Y?
 - Yes but you need something that translates programs written in ISA Y to ISA X while you are executing it: *dynamic binary translator*
 - E.g., Transmeta executes x86 ISA programs on their in-house ISA

Register Instructions



Arith.
Logic
Move
Shift

Instrucció	acció
Op Dest src1 src2	CR[Dest.]<=CR[src1] Op CR[src2]

Example: $R2 = R0 + R1 \Rightarrow$

Type = Reg. Inst $\Rightarrow 2'b00$

Opcode = Sum $\Rightarrow 5'b00010$

Destination reg = R2 $\Rightarrow 3'b010$

Src1 = R0 $\Rightarrow 3'b000$

Src2 = R1 $\Rightarrow 3'b001$


Offset = don't care



Instruction:

00_00010_010_000_001_0000000000000000

Memory Instructions



Load Store	Instrucció		acció
	L immH	Dest.	CR[Dest.][31..16]<=Offset
	L immL	Dest.	CR[Dest.][15..0]<=Offset
	L rel	Dest. src2 Offset	CR[Dest.]<= Mem[CR[src2]+Offset]
	S rel	src1 src2 Offset	Mem[CR[src2]+Offset] <= CR[src1]

Example: Load R2, R0, Offset =>

Type = Reg. Inst => 2'b01

Opcode = Sum => 5'b00011

Destination reg = R2 => 3'b010

Src1 = don't care

Src2 = R1 => 3'b001

Offset = 16'b0010010000010000

Instruction:


01_00011_010_000_001_0010010000010000

Control Instructions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	0
Type		Opcode					Destination			Src1			Src2			Offset		

Jump Branch	Instrucció		acció
	Jump	Offset	$PC \leq PC + \text{Offset}$
	Jump	src2 Offset	$PC \leq CR[\text{src2}] + \text{Offset}$
	Brel	Offset	$PC \leq PC+1$ if $CR[\text{src1}] \text{ notrel } CR[\text{src2}]$ $PC \leq PC + \text{Offset}$ if $CR[\text{src1}] \text{ rel } CR[\text{src2}]$

Other Instructions



No-op Clear Set Reset	Instrucció	acció
	No-op Clear Dest. Sstat Dest. Rstat Dest.	No Operation $CR[Dest.] \leq 0$ $Status[Dest.] \leq 1$ $Status[Dest.] \leq 0$


1. Tenim un processador amb 6 instruccions. La codificació de les 6 instruccions es mostren a la taula següent:

Instruction	Opcode	16-bit encoding				Function
Mov Ra, d	0000	Opcode (4 bits)	Destination Register (4 bits)	Address (8 bits)		$RF[a] \leftarrow M[d]$
Mov d, Ra	0001	Opcode (4 bits)	Source Register (4 bits)	Address (8 bits)		$M[d] \leftarrow RF[a]$
Add Ra,Rb,Rc	0010	Opcode (4 bits)	Destination Register (4 bits)	Source Register (4 bits)	Source Register (4 bits)	$RF[a] \leftarrow RF[b] + RF[c]$
Mov Ra, #C	0011	Opcode (4 bits)	Destination Register (4 bits)	Constant (8 bits)		$RF[a] \leftarrow c$
Sub Ra,Rb,Rc	0100	Opcode (4 bits)	Destination Register (4 bits)	Source Register (4 bits)	Source Register (4 bits)	$RF[a] \leftarrow RF[b] - RF[c]$
Jumpz Ra, X	0101	Opcode (4 bits)	Source Register (4 bits)	Offset (8 bits)		If $RF[a] == 0$, $PC \leftarrow PC + offset$

Volem ampliar el nombre d'instruccions a 26 (afegim 20 instruccions). Aquestes instruccions són úniques (exemple: Mult, And, Or, etc.). Hem de mantenir el tipus d'instrucció amb la codificació de 16 bits. Com afectarà l'addició de 20 instruccions a la instrucció “Add” ? *(altres instruccions poden ser afectades, tot i així la qüestió només pregunta sobre la instrucció “Add”)*

Back to Layers of Transformation...

- How is a human-readable program translated to a representation that computers can understand?
- How does a modern computer execute that program?



Who scores the highest on the exam?

Quicksort

Human-readable language (Java,C)

Machine Language

Hardware Design

Electrons, Resistors, Capacitors, etc.

The Fundamental Idea of Computers

- Executables (i.e., instructions) are stored in “memory”
- Processors read instructions from memory and execute instructions one after another

Assembly program: swap.s

swap:

```
slli x6, x11, 3
add x6, x10, x6
ld x5, 0(x6)
ld x7, 8(x6)
sd x7, 0(x6)
sd x5, 8(x6)
jalr x0, 0(x1)
```

High-level Organization of Computer Hardware a.k.a., The Von Neumann Model

