
TP 2

Format d'instruccions

## **Nivells**



## Format de les instruccions

#### • formats:

- R-format for register-register arithmetic operations
- I-format for register-immediate arithmetic operations and loads
- S-format for stores
- B-format for branches (minor variant of S-format, called SB before)
- U-format for 20-bit upper immediate instructions
- J-format for jumps (minor variant of U-format, called UJ before)

31 30	25 24	21	20	19	15	14 15	2 11	8	7	6	0	
funct7		rs2		rs1		funct3		rc	l	opco	ode	R-type
	350			2			200			1		
ir	nm[11:0]	_		rs1		funct3		rc	l'	opco	ode	I-type
©				<u> </u>			atte			£:		
imm[11:5]		rs2		rs1		funct3	i	mm	[4:0]	opco	ode	S-type
	100-67						0.50					
$imm[12] \mid imm[1]$	0:5]	rs2		rs1		funct3	imm[4	l:1]	imm[11]	opco	ode	B-type
	3-2 7.00						040					
		imm[31:	[12]					rc	l	opco	ode	U-type
84				0			66.7					
[imm[20]] in	nm[10:1]	j	mm[11]	im	m[1	9:12]		rc		opco	ode	J-type

# Tipus d'instruccions

Operacions amb registres:

Format: Operació Registre destí, Registre font1, Registre font 2

Exemple:

ADD a3, a2, a1

R-Format Instruction Layout

0000000	01100	01011	000	01101	0110011
ADD	rs2=12	rs1=11	ADD	rd=13	Reg-Reg OP

Register	ABI	Use by convention	Preserved?
x0	zero	hardwired to 0, ignores writes	n/a
x1	ra	return address for jumps	no
x2	sp	stack pointer	yes
х3	gp	global pointer	n/a
x4	tp	thread pointer	n/a
x5	t0	temporary register 0	no
х6	t1	temporary register 1	no
x7	t2	temporary register 2	no
x8	s0 or fp	saved register 0 or frame pointer	yes
x9	s1	saved register 1	yes
x10	a0	return value or function argument 0	no
x11	a1	return value or function argument 1	no
x12	a2	function argument 2	no
x13	a3	function argument 3	no
x14	a4	function argument 4	no

Register	ABI	Use by convention	Preserved
x15	a5	function argument 5	no
x16	a6	function argument 6	no
x17	a7	function argument 7	no
x18	s2	saved register 2	yes
x19	s3	saved register 3	yes
x20	s4	saved register 4	yes
x21	s5	saved register 5	yes
x22	s6	saved register 6	yes
x23	s7	saved register 6	yes
x24	s8	saved register 8	yes
x25	s9	saved register 9	yes
x26	s10	saved register 10	yes
x27	s11	saved register 11	yes
x28	t3	temporary register 3	no
x29	t4	temporary register 4	no
x30	t5	temporary register 5	no
x31	t6	temporary register 6	no
рс	(none)	program counter	n/a

# Operacions amb registres

0000000	rs2	rs1	000	$\operatorname{rd}$	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	$\operatorname{rd}$	0110011	$\operatorname{SLL}$
0000000	rs2	rs1	010	$\operatorname{rd}$	0110011	SLT
0000000	rs2	rs1	011	$\operatorname{rd}$	0110011	SLTU
0000000	rs2	rs1	100	$\operatorname{rd}$	0110011	XOR
0000000	rs2	rs1	101	$\operatorname{rd}$	0110011	brack SRL
0100000	rs2	rs1	101	$\operatorname{rd}$	0110011	brack SRA
0000000	rs2	rs1	110	$\operatorname{rd}$	0110011	OR
0000000	rs2	rs1	111	$\operatorname{rd}$	0110011	AND

## Instruccions amb Immediats

31 2	0 19 15		11 7	6	0
imm[11:0]	rs1	funct3	$\operatorname{rd}$	opcode	
 12	5	3	5	7	

- Only one field is different from R-format, rs2 and funct7 replaced by 12-bit signed immediate, imm[11:0]
- Remaining fields (rs1, funct3, rd, opcode) same as before
- imm[11:0] can hold values in range [-2048<sub>ten</sub>, +2047<sub>ten</sub>]
- Immediate is always sign-extended to 32-bits before use in an arithmetic operation
- We'll later see how to handle immediates > 12 bits

## Instruccions amb Immediats

## All RV32 I-format Arithmetic Instructions

	1.	1				
imm[11:	$\mathrm{imm}[11:0]$		000	rd	0010011	ADDI
imm[11:	0]	rs1	010	rd	0010011	SLTI
imm[11:	0]	rs1	011	rd	0010011	SLTIU
imm[11:	0]	rs1	100	rd	0010011	XORI
imm[11:	0]	rs1	110	rd	0010011	ORI
imm[11:	0]	rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
000000	shamt	rs1	101	rd	0010011	SRAI
- 1	- 1			_		1

One of the higher-order immediate bits is used to distinguish "shift right logical" (SRLI) from "shift right arithmetic" (SRAI)

"Shift-by-immediate" instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)

## Load Instructions are also I-Type

31		20 19	15 14	12 11	7 6	0
	imm[11:0]	rs1	funct	rd	opcode	
X.	12	5	3	5	7	
	offset[11:0]	base	e widtl	${ m h} { m dest}$	LOAD	

- The 12-bit signed immediate is added to the base address in register rs1 to form the memory address
  - This is very similar to the add-immediate operation but used to create address not to create final result
- The value loaded from memory is stored in register rd

## I-Format Load Example

• RISC-V Assembly Instruction:

 $1w \times 14, 8(x2)$ 

31	20 19	15 14	12		7 6 0
imm[11:0]	r	s1	funct3	rd	opcode
12	·	5	3	5	7

00000001000	00010	010	01110	000001	1	
imm=+8	rs1=2	LW	rd=14	LOAD		
imm[11:0]		rs1	000	rd	0000011	LB
imm[11:0]		rs1	001	rd	0000011	LH
imm[11:0]		rs1	010	rd	0000011	LW
imm[11:0]		rs1	100	rd	0000011	LBU
imm[11:0]		rs1	101	rd	0000011	LHU

#### S-Format Used for Stores

	31	25 24	20 19	15 14	12 11	7 6	0
	imm[11:5]	rs2	rs1	func	$t3 \mid imm[4:0]$	opcode	
_	7	5	5	3	5	7	
	offset[11:5]	$\operatorname{src}$	base	e widt	h   offset[4:0]	STORE	

- Store needs to read two registers, rs1 for base memory address, and rs2 for data to be stored, as well as need immediate offset!
- Can't have both rs2 and immediate in same place as other instructions!
- Note that stores don't write a value to the register file, **no rd**!
- RISC-V design decision is move low 5 bits of immediate to where rd field was in other instructions – keep rs1/rs2 fields in same place
  - register names more critical than immediate bits in hardware design
    - RISC-V Assembly Instruction:

31	25 24	20 19	15 14 12	11 76	0			
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode			
7	5	5	3	5	7			
offset[11:5]	$\operatorname{src}$	base	$\operatorname{width}$	offset[4:0]	STORE			
0000000	01110	00010	010	01000	0100011			
offset[11:5] rs2=14 rs1=2 SW offset[4:0] STORE								
=0 _	=0 =8							
	0000000 01000 combined 12-bit offset = 8							

imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

#### RISC-V Conditional Branches

- E.g., BEQ x1, x2, Label
- Branches read two registers but don't write a register (similar to stores)
- How to encode label, i.e., where to branch to?
- PC-Relative Addressing: Use the immediate field as a two's-complement offset to PC
  - Branches generally change the PC by a small amount
  - Can specify ± 2<sup>11</sup> addresses from the PC
- Why not use byte address offset from PC?

### RISC-V Conditional Branches

- One idea: To improve the reach of a single branch instruction, multiply the offset by four bytes before adding to PC
- This would allow one branch instruction to reach ± 2<sup>11</sup>
  - × 32-bit instructions either side of PC
    - Four times greater reach than using byte offset
      - If we don't take the branch:

```
PC = PC + 4 (i.e., next instruction)
```

• If we do take the branch:

```
PC = PC + immediate*4
```

- Observations:
  - immediate is number of instructions to jump (remember, specifies words) either forward (+) or backwards (-)


## RISC-V Conditional Branches

31	30	25	24	20	19	15	14		12	11	8	7	6		0
imm[12]	imm[10:5]		rs2		rs1			funct3		imm[4:1]		imm[11]		opcode	
1	6		5		5			3		4		1		7	

#### Branch Example, complete encoding

x19, x10, offset = 16 bytes

13-bit immediate, imm[12:0], with value 16



# U-Format for "Upper Immediate" instructions

31	12 11	7 6 0
imm[31:12]	rd	opcode
20	5	7
U-immediate [31:12]	dest	LUI
U-immediate[31:12]	$\operatorname{dest}$	AUIPC

- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
- One destination register, rd
- Used for two instructions
  - LUI Load Upper Immediate
  - AUIPC Add Upper Immediate to PC

#### LUI to create long immediates

- LUI writes the upper 20 bits of the destination with the immediate value, and clears the lower 12 bits.
- Together with an ADDI to set low 12 bits, can create any 32-bit value in a register using two instructions (LUI/ADDI).

```
LUI x10, 0x87654 # x10 = 0x87654000
ADDI x10, x10, 0x321# x10 = 0x87654321
```

## Exemple

- Feu un programa en assemblador que carregui dos valors de una determinada posició de memòria en dos registres: a1 i a0, faci la suma i ho guardi en a2. Finalment guarda el resultat en memòria.
- Feu un programa en assemblador que carregui dos valors de la memòria en dos registres. Si els valors són iguals, que faci el producte, si un és negatiu que faci la suma, si els dos són positius que faci la resta i si tots dos són negatius, que els passi a positiu i els guardi en memòria.