

# Exercici 1.11

Un processador superescalar com el de la Figura 3 ha d'executar les següents instruccions:


addi x2, x3, #100 lw x5, 16(x6) sub x7, x8, x9 sw x10, 24(x11)




	1	2	3	4	5	6
addi x2, x3, #100	IF					
lw x5, 16(x6)	I IF					
sub x7, x8, x9						
sw x10, 24(x11)						




	1	2	3	4	5	6
addi x2, x3, #100	ır	10				
lw x5, 16(x6)	IF	IQ				
sub x7, x8, x9		·-				
sw x10, 24(x11)		IF				




	1	2	3	4	5	6
addi x2, x3, #100	IE	10	DU			
lw x5, 16(x6)	IF	IQ	טט			
sub x7, x8, x9		IF	10			
sw x10, 24(x11)		I IF	IQ			



	1	2	3	4	5	6
addi x2, x3, #100	·-	10	DII	ALU		
lw x5, 16(x6)	IF	IQ	DU	MEM		
sub x7, x8, x9		ı	10	DII		
sw x10, 24(x11)		IF	IQ	DU		



	1	2	3	4	5	6
addi x2, x3, #100	ır	10	DII	ALU	WD	
lw x5, 16(x6)	IF	IQ	DU	MEM	WB	
sub x7, x8, x9			10	DI.	ALU	
sw x10, 24(x11)		IF	IQ	DU	MEM	



	1	2	3	4	5	6
addi x2, x3, #100	ır	10	DII	ALU	WD	
lw x5, 16(x6)	IF	IQ	DU	MEM	WB	
sub x7, x8, x9			IQ	DU	ALU	WB
sw x10, 24(x11)		IF			MEM	

