Introducció (1): Repàs

What is Computer Systems?





Who scores the highest on the exam?



Quicksort

Program

Human-readable language (Java, C)

Instruction Set **Architecture**

Machine Language


Microarchitecture

Hardware Design

Circuit

Electrons, Resistors, Capacitors, etc.







What is Computer Systems?





Who scores the highest on the exam?

Algorithm

Quicksort

Program

Human-readable

language (Java, C)

Instruction Set **Architecture**


Machine Language

Microarchitecture

Hardware Design

Circuit

Electrons, Resistors, Capacitors, etc.





Computer Systems Match User Requirements to Hardware Technologies



Problem

Who scores the highest on the exam?

Algorithm

Quicksort

Program

Human-readable language (Java, C)

Instruction Set Architecture


Machine Language

Microarchitecture

Hardware Design


Circuit

Electrons, Resistors, Capacitors, etc.





Computer System View





Two Fundamental Aspects of

Computer Systems

 How is a humanreadable program translated to a representation that computers can understand?

 How does a modern computer execute that program?

Problem Algorithm Program Instruction Set Architecture Microarchitecture Circuit

Who scores the highest on the exam?

Quicksort

Human-readable language (Java, C)

Machine Language

Hardware Design

Electrons, Resistors, Capacitors, etc.




The "Translation" Process, a.k.a., Compilation

- It translates a text file to an executable binary file (a.k.a., executable) consisting of a sequence of instructions
- Why binary? Computers understand only 0s and 1s

Example: swap.c (Human readable) swap(size_t v[], size_t k) { size_t temp; temp = v[k]; v[k] = v[k+1]; v[k+1] = temp; printf("%d\n",temp)

Executable Binary (Machine-readable)






Example: swap.c (Human readable)

```
swap(size_t v[], size_t k)
{
  size_t temp;
  temp = v[k];
  v[k] = v[k+1];
  v[k+1] = temp;
  printf("%d\n",temp)
}
```



Executable Binary (Machine-readable)




Example: swap.c (Human readable)

```
swap(size t v[], size t k)
size t temp;
temp = v[k];
v[k] = v[k+1];
v(k+1) = temp;
printf("%d\n",temp)
```




Executable Binary (Machine-readable)



Example: swap.c (Human readable)

```
swap(size_t v[], size_t k)
{
size_t temp;
temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;
printf("%d\n",temp)
}
```



Example: swap.c (Human readable)


```
swap(size_t v[], size_t k)
{
size_t temp;
temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;
printf("%d\n",temp)
}
```



Assembly program: swap.s

swap:

slli x6, x11, 3 add x6, x10, x6 ld x5, 0(x6) ld x7, 8(x6) sd x7, 0(x6) sd x5, 8(x6) jalr x0, 0(x1) ecall _printf




Assembly program: swap.s

swap:

slli x6, x11, 3 add x6, x10, x6 ld x5, 0(x6) ld x7, 8(x6) sd x7, 0(x6) sd x5, 8(x6) jalr x0, 0(x1) ecall printf

Relocatable Binary





Relocatable Binary

Executable Binary

Relocatable Binary for printf.o



Back to Layers of Transformation...

 How is a human- readable program translated to a representation that computers can understand?

Who scores the **Problem** highest on the exam? **Algorithm Ouicksort** Human-readable Program language (Java, C) Instruction Set Machine Language Architecture Microarchitecture Hardware Design Electrons, Resistors, Circuit



Capacitors, etc.

Instruction Set Architecture (ISA)

- Instructions are the language the computer understand
- Instruction Set is the vocabulary of that language
- It serves as the hardware/software interface
 - Defines instruction format (bit encoding)
 - Number of explicit operands per instruction
 - Operand location
 - Number of bits per instruction
 - Instruction length: fixed, short, long, or variable., ...
 - Examples: MIPS, Alpha, x86, IBM 360, VAX, ARM,
 JVM



Instruction Set Architecture


- Little research on ISA, much more microarch. research
 - ISA is stable now. "One ISA rules them all."
 - Free, open ISA: RISC V (UC Berkeley, https://riscv.org/)



- Instead, focus on optimizing the implementation.
- Interesting question: can we have one microarchitecture (implementation) for different ISAs?
 - Can a microarchitecture designed for ISA X execute ISA Y?
 - Yes but you need something that translates programs written in ISA Y to ISA X while you are executing it: dynamic binary translator
 - E.g., Transmeta executes x86 ISA programs on their in-house ISA



Register Instructions



Arith. Logic Move Shift

Instrucció	acció
Op Dest src1 src2	CR[Dest.]<=CR[src1] Op CR[src2]

Example: R2 = R0 + R1 =>

Type = Reg. Inst => 2'b00

Opcode = Sum => 5'b00010

Destination reg = R2 => 3'b010

Src1 = R0 => 3'b000

Src2 = R1 => 3'b001


Offset = don't care



Instruction:

 $00_00010_010_000_001_000000000000000$

Memory Instructions



Load Store

Instrucció	acció
L immH Dest.	CR[Dest.][3116]<=Offset
L immL Dest.	CR[Dest.][150]<=Offset
L rel Dest. src2 Offset	CR[Dest.]<= Mem[CR[src2]+Offset]
S rel src1 src2 Offset	Mem[CR[src2]+Offset] <= CR[src1]

Example: Load R2, R0, Offset =>

Type = Reg. Inst => 2'b01

Opcode = Sum => 5'b00011

Destination reg = R2 => 3'b010

Src1 = don't care

Src2 = R1 => 3'b001


Offset = 16'b001001000010000

Instruction:

 $01_00011_010_000_001_0010010000010000$

Control Instructions

Brel Offset



PC <= PC+1

if CR[src1] notrel CR[src2]

PC<=PC+Offset if CR[src1] rel CR[src2]

Other Instructions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	•••••	0
Ту	pe	Opcode		Destination			Src1			Src2				Offset				

No-op Clear Set Reset

Instrucció	acció
No-op	No Operation
Clear Dest.	CR[Dest.] <= 0
Sstat Dest.	Status[Dest.] <= 1
Rstat Dest.	Status[Dest.] <= 0

Exemple de problema

1. Tenim un processador amb 6 instruccions. La codificació de les 6 instruccions es mostren a la taula següent:


Instruction	Opcode		16-bit er	Function		
Mov Ra, d	0000	Opcode	Destination	Add	ress	RF[a] <-M[d]
(4 bits)		(4 bits)	Register (4 (8 bits)			
			bits)			
Mov d, Ra 0001		Opcode	Source	Add	M[d] <-RF[a]	
		(4 bits)	Register (8 bits)			
			(4 bits)			
Add Ra,Rb,Rc	0010	Opcode	Destination	Source	Source	RF[a] <-RF[b] + RF[c]
		(4 bits)	Register (4	Register	Register	
			bits)	(4 bits)	(4 bits)	
Mov Ra, #C	0011	Opcode	Destination	Constant		RF[a] <- c
		(4 bits)	Register (4	(8 bits)		
			bits)			
Sub Ra,Rb,Rc	0100	Opcode	Destination	Source	Source	RF[a] <-RF[b] - RF[c]
		(4 bits)	Register (4	Register	Register	
			bits)	(4 bits)	(4 bits)	
Jumpz Ra, X	0101	Opcode	Source	Offset		If RF[a] == 0,
		(4 bits)	Register	(8 b	oits)	PC<-PC+offset
			(4 bits)			

Volem ampliar el nombre d'instruccions a 26 (afegim 20 instruccions). Aquestes instruccions són úniques (exemple: Mult, And, Or, etc.). Hem de mantenir el tipus d'instrucció amb la codificació de 16 bits. Com afectarà l'addició de 20 instruccions a la instrucció "Add"? (altres instruccions poden ser afectades, tot i així la qüestió només pregunta sobre la instrucció "Add")



Back to Layers of Transformation...

- How is a human- readable program translated to a representation that computers can understand?
- How does a modern computer execute that program?



The Fundamental Idea of Computers

- Executables (i.e., instructions) are stored in "memory"
- Processors read instructions from memory and execute instructions one after another

```
Assembly program: swap.s swap:

slli x6, x11, 3

add x6, x10, x6

ld x5, 0(x6)

ld x7, 8(x6)

sd x7, 0(x6)

sd x5, 8(x6)

jalr x0, 0(x1)
```

High-level Organization of Computer Hardware a.k.a., The Von Neumann Model

