# IMPERIAL COLLEGE LONDON

Computer Architecture: Year 2

# 5: Memory

Xin Wang

# Contents

1	Introduction		
2	Caching	6	
	2.1 Reading a cache	8	
	2.1.1 Handling misses	10	
	2.2 Writing to a cache	10	
3	Cache Performance	12	
	3.1 Effect on CPU	13	
	3.2 Average Memory Access Time	13	
4	Associative cache	14	

# 1 Introduction

From the earliest days of computing, programmers have wanted unlimited amounts of fast memory. This is practically unachievable but programmers can create an illusion of it. Before looking at creating the illusion, first consider a simple analogy that illustrates the key principles and mechanisms.

Suppose you were a student writing a term paper on important historical developments in computer hardware.

- You are sitting at a desk in a library with a collection of books that you have pulled from the shelves and are examining.
- You find that several of the important computers that you need to write about are described in the books you have, but there is nothing about the EDSAC.
- Therefore, you go back to the shelves and look for an additional book. You find a book on early British computers that covers the EDSAC.
- Once a good selection of books is on the desk, there is a good probability
  that many of the topics you need can be found in them, and you may
  spend most of your time just using the books on the desk without going
  back to the shelves.
- Having several books on the desk in front of you saves time compared to having only one book there and constantly having to go back to the shelves to return it and take out another.
- The same principle allows us to create the illusion of a large memory that we can access as fast as a very small memory.

This **principle of locality** underlies both the way in which you did your work in the library and the way that programs operate.

**Principle of locality**: Programs access a relatively small portion of their address space at any instant of time, just as you accessed a very small portion of the library's collection.

**Temporal locality** (locality in time): The principle stating that if a data location is referenced then it will tend to be referenced again soon.

**Spatial locality** (locality in space): The locality principle stating that if a data location is referenced, data locations with nearby addresses will tend to be referenced soon.




Figure 1: The basic structure of a memory hierarchy.

Just as accesses to books on the desk naturally exhibit locality, locality in programs arises from simple and natural program structures.


- Most programs contain loops, so instructions and data are likely to be accessed repeatedly i.e. high **temporal locality**.
- Since instructions are normally accessed sequentially, programs also show high **spatial locality**.

The benefit of principle of locality is used by implementing the memory of a computer as a memory hierarchy. A memory hierarchy consists of multiple levels of memory with different speeds and sizes. The faster memories are more expensive per bit than the slower memories and thus are smaller.

**Memory hierarchy**: A structure that uses multiple levels of memories; as the distance from the processor increases, the size of the memories and the access time both increase.

The faster memory is close to the processor and the slower, less expensive memory is below it. The goal is:

- Present the user with as much memory as is available in the cheapest technology
- Providing access at the speed offered by the fastest memory



A memory hierarchy can consist of multiple levels, but data is copied between only two adjacent levels at a time, so focus is on just two levels: Upper level and Lower level. The upper level is the one closer to the processor. This is smaller and faster than the lower level, since the upper level uses technology that is more expensive

The minimum unit of information that can be either present or not present in hierarchy is called a block or a line; in the library analogy, a block of information is one book.

Block (or line): The minimum unit of information that can be either present or not present in a cache.

If the data requested by the processor appears in some block in the upper level, this is called a **hit**. If the data is not found in the upper level, the request is a **miss**. The lower level in the hierarchy is then accessed to retrieve the block containing the requested data.

The **hit rate** or **hit ratio** is the fraction of memory accesses found in the upper level; it is often used as a measure of the performance of the memory hierarchy. The **miss rate** i.e. 1 - hit rate is the fraction of memory accesses not found in the upper level.

**Hit rate**: The fraction of memory accesses found in a level of the memory hierarchy.

Miss rate: The fraction of memory accesses not found in a level of the memory hierarchy.

Since performance is the major reason for a memory hierarchy, the time to service hits and misses is important.

- Hit time is the time to access the upper level of the memory hierarchy, which includes the time needed to determine whether the access is a hit or a miss.
- The miss penalty is the time to replace a block in the upper level with the corresponding block from the lower level, plus the time to deliver this block to the processor.

Because the upper level is smaller and built using faster memory parts, the hit time will be much smaller than the time to access the next level in the hierarchy, which is the major component of the miss penalty.

**Hit time**: The time required to access a level of the memory hierarchy, including the time needed to determine whether the access is a hit or a miss.


Miss penalty: The time required to fetch a block into a level of the memory hierarchy from the lower level. This includes the time to access the block, transmit it from one level to the other, insert it in the level that experienced the miss, and then pass the block to the requestor.

# 2 Caching

In the library example, the desk acted as a cache i.e. a safe place to store things that needed to be examined. Cache is the name chosen to represent the level of the memory hierarchy between the processor and main memory.

Consider a very simple cache in which the processor requests are **each one** word and the blocks also consist of a **single word**. Before a request, the cache contains a collection of recent references  $X_1, X_2, \ldots, X_{n-1}$ , and the processor requests a word  $X_n$  that is not in the cache. This request results in a miss, and the word  $X_n$  is brought from memory into the cache.

X <sub>4</sub>	
X <sub>1</sub>	
X <sub>n-2</sub>	
X <sub>n-1</sub>	
X <sub>2</sub>	
X <sub>3</sub>	



a. Before the reference to X<sub>n</sub>

b. After the reference to X<sub>n</sub>

The two questions that arises from this is:

- How does one know if a data item is in the cache?
- If it is, how is it found?


If each word can go in exactly one place in the cache, then it is straightforward to find the word if it is in the cache. The simplest way to assign a location in the cache for each word in memory is to assign the cache location based on the address of the word in memory i.e. direct-mapped cache.

**Direct-mapped cache**: A cache structure in which each memory location is mapped to exactly one location in the cache.

The most common mapping that almost all direct-mapped caches use to find a block:

(Block address) modulo (Number of blocks in the cache)

For example, an 8-block cache uses the three lowest bits of the block address because  $8=2^3$ .



With this form mapping, there arises a question: Because each cache location can contain the contents of a number of different memory locations, how do we know whether the data in the cache corresponds to a requested word? This problem is solved by using tags.

**Tags**: A field in a table used for a memory hierarchy that contains the address information required to identify whether the associated block in the hierarchy corresponds to a requested word.

The tag needs only to contain the upper portion of the address, the bits that are not used as an index in the cache. For example, in Figure 5.8, only the upper 2 of the 5 address bits is in the tag, since the lower 3-bit are used in the selecting the cache block.


A way is needed to recognize that a cache block does not have valid information. For example, when a processor starts up, the cache does not have good data, and the tag fields will be meaningless even if the value matches. The most common method is to add a valid bit to indicate whether an entry contains a valid address. If the bit is not set, there cannot be a match for this block.

Valid bit: A field in the tables of a memory hierarchy that indicates that the associated block in the hierarchy contains valid data.

# 2.1 Reading a cache

The behaviour of a recently referenced words replacing less recently referenced words, allows a cache to take advantage of temporal locality.

Recall that it is already known how to look in the cache for each possible address i.e. the low-order bits of an address can be used to find the unique cache entry to which the address could map.



The above diagram shows how a referenced address is divided into:

- Tag field: Used to compare with the value of the tag field of the cache.
- Cache index: Used to select the block

Because the index field is used as an address to reference the cache, and because an n-bit field has  $2^n$  values, the total number of entries in a direct-mapped cache must be a power of 2. In the MIPS architecture, recall that words are aligned to multiples of four bytes, the least significant two bits of every address specifying a byte within a word. Hence, the least significant two bits can be ignored when selecting a word in the block.

The total number of bits needed for a cache is a function of the **cache size** and the **address size**, because the cache includes both the storage for the data and the tags.

The size of the block above was one word, but normally it is several. For the following situation:

- 32-bit addresses
- A direct-mapped cache
- The cache size is  $2^n$  blocks, so n bits are used for the index
- The block size is  $2^m$  words  $(2^{m+2}$  bytes), so m bits are used for the word within the block, and two bits are used for the byte part of the address

Size of the tag field:

$$32 - (n + m + 2)$$

Total number of bits in a direct-mapped cache:

$$2^n \times (\text{block size} + \text{tag size} + \text{valid field size})$$

**Example 1**: How many total bits are required for a direct-mapped cache with 16 KiB of data and 4-word blocks, assuming a 32-bit address?

- 16 KiB is  $4096 (2^{12})$  words
- With a block size of 4 words  $(2^2)$ , there are 1024  $(2^{10})$  blocks
- Each block has  $4 \times 32$  or 128 bits of data plus a tag, which is 32 10 2 2 bits, plus a valid bit.

$$2^{10} \times (4 \times 32 + (32 - 10 - 2 - 2) + 1) = 2^{10} \times 147 = 147$$
Kibibits

Larger blocks exploit spatial locality to lower miss rates, increasing the block size usually decreases the miss rate. The miss rate will eventually go up if the block size becomes a significant fraction of the cache size, because the number of blocks that can be held in the cache will become small, and there will be a great deal of competition for those blocks. As a result, a block will be replaced in the cache before its words are accessed.

A more serious problem associated with just increasing the block size is that the cost of a miss increases. The miss penalty is determined by the time required to fetch the block from the next lower level of the hierarchy and load it into the cache. The result is that the increase in the miss penalty overwhelms the decrease in the miss rate for blocks that are too large, and cache performance thus decreases.

- $\uparrow$  block size,  $\downarrow$  miss rate (generally)
- Large blocks in small cache: miss rate – too few blocks
- ↑ block size: ↑ transfer time between and main memory

#### 2.1.1 Handling misses

Cache miss: A request for data from the cache that cannot be filled because the data is not present in the cache.

The control unit must detect a miss and process the miss by fetching the requested data from memory. If the cache reports a hit, the computer continues using the data as if nothing happened.

The processing of a cache miss creates a pipeline stall instead of an interrupt. The pipeline stall would require saving the state of all registers. For a cache miss, the entire processor is stalled, essentially freezing the contents of the temporary and programmer-visible registers while the memory is accessed.

Steps to be taken on an instruction cache miss:

- Restore PC: Send the original PC value (current PC 4) to the memory.
- Instruct main memory to perform a read and stall for the memory to complete its access.
- Write data received from memory to cache.
- Refetch instruction from restored PC.

The process is similar for a cache miss on data read.

# 2.2 Writing to a cache

Writes are very different. The main problem: consider on a store instruction e.g. STO, data is only written into the cache without changing the main memory content. After the write operation, the memory content would be different from the cache content. This is the problem of **data coherency**.

In such a case, the cache and memory are said to be **inconsistent**. The simplest way to keep the main memory and the cache consistent is always to write the data into both the memory and the cache. This scheme is called **write-through**.

Write-through: A scheme in which writes always update both the cache and the next lower level of the memory hierarchy, ensuring that data is always consistent between the two.

There are two classical approaches that highlight the weakness that need to be solved:

 Write back: Write to cache only. Complex control needed, thus adding extra bits for cache entries.

Write-back: A scheme that handles writes by updating values only to the block in the cache, then writing the modified block to the lower level of the hierarchy when the block is replaced.

• Write through: Write to both cache and memory. The memory write bandwidth causes a severe bottleneck.

One solution to this problem is to use a write buffer between cache and memory.

Write buffer: A FIFO queue that holds data while the data is waiting to be written to memory.

The new write process:

- Processor writes into write buffer and cache. After writing the data into the cache and write buffer, the processor continues execution sequence.
- Memory controller writes the content of the write buffer into memory.

When a write to main memory completes, the entry in the write buffer is freed. If the write buffer is full when the processor reaches a write, the processor must stall until there is an empty position in the write buffer.

If the rate at which the memory can complete writes is less than the rate at which the processor is generating writes, no amount of buffering can help, because writes are being generated faster than the memory system can accept them. This is known as **buffer saturation**.

Store frequency 
$$<< \frac{1}{\text{Memory write time}}$$

Buffer saturation is caused when:

- $\bullet$  CPU cycle time too short w.r.t. memory speed
- Too many store instructions in a row

And the solutions to buffer saturation:

- Use a write-back cache
- Install a second-level (L2) cache
- Store compression

# 3 Cache Performance

There are two different techniques for improving cache performance:

- Reducing the miss rate by reducing the probability that two different memory blocks will contend for the same cache location.
- Reduces the miss penalty by adding an additional level to the hierarchy i.e. multi-level caching.

CPU time can be divided into the clock cycles that the CPU spends executing the program and the clock cycles that the CPU spends waiting for the memory system.

CPU time = 
$$((Execution cycles + Memory-stall cycles) \times Cycle time$$

Memory-stall cycles can be defined as the sum of the stall cycles coming from reads plus those coming from writes:

$$Memory-stall\ clock\ cycles = (Read-stall\ cycles\ +\ Write-stall\ cycles)$$

The read-stall cycles can be defined in terms of the number of read accesses per program, the miss penalty in clock cycles for a read, and the read miss rate:

For a write-through scheme, there are two sources of stalls:

- Write misses, which usually require that we fetch the block before continuing the write.
- Write buffer stalls, which occur when the write buffer is full when a write occurs

$$Write-stall\ cycles = \left(\frac{Writes}{Program} \times Write\ miss\ rate \times Write\ miss\ penalty\right) \\ + Write\ buffer\ stalls$$

# 3.1 Effect on CPU

• Assume hit time insignificant (data transfer time dominated)

• let c: CPI (no stall) i: Instruction miss rate p: Miss penalty n: Instruction count f: Load/store frequency

• Total memory stall cycles: nip + nfdp

• Total CPU cycles without stall: nc

• Total CPU cycles with stall: n(c + ip + fdp)

ip + fdp c + ip + fdp

• % time stalled:

# 3.2 Average Memory Access Time

- Want the average memory access time (AMAT)
  - Take into account all levels of the hierarchy
  - AMAT<sub>CPU</sub>: AMAT for ISA-level accesses
  - Follow the abstract hierarchy

 $AMAT_{CPU} = AMAT_{L1}$ 

 $AMAT_{L1} = HitTime_{L1+} MissRate_{L1} \times AMAT_{L2}$ 

 $AMAT_{L2} = HitTime_{L2} + MissRate_{L2} \times AMAT_{M}$ 

 $AMAT_{M} = Constant$ 

 $\mathsf{AMAT}_\mathsf{CPU} = \mathsf{HitTm}_\mathsf{L1} + \mathsf{MissRt}_\mathsf{L1} (\mathsf{HitTm}_\mathsf{L2} + \mathsf{MissRt}_\mathsf{L2} \mathsf{AMAT}_\mathsf{M})$ 

# 4 Associative cache

So far, only a simple placement scheme is used: A block can go in exactly one place in the cache. As mentioned earlier, it is called direct mapped because there is a direct mapping from any block address in memory to a single location in the upper level of the hierarchy. However, there is actually a whole range of schemes for placing blocks with direct mapping on one end of the extreme.

At the other extreme is a scheme called **fully associative**, because a block in memory may be associated with any entry in the cache. To find a given block in a fully associative cache, all the entries in the cache must be searched because a block can be placed in any one.


**Fully associative**: A cache structure in which a block can be placed in any location in the cache.

**Set-associative cache**: A cache that has a fixed number of locations (at least two) where each block can be placed.

To make the search practical, it is done in parallel with a comparator associated with each cache entry. These comparators significantly increase the hardware cost, effectively making fully associative placement practical only for caches with small numbers of blocks.

The differences between direct mapped and fully associative:

- Direct mapped: Simple, fast accesses, high miss rates
- Fully associative: Low miss rates, costly, slow (need to search everywhere)



c = 8 blocks/cache =  $8 \times k$  words/cache =  $8 \times k \times w$  bytes/cache