

Part 1

1111 or 1101

input $w \rightarrow$ output z (1 if 1111 or 1101 (pulses))

overlapping allowed



- 2) resetn is active low. It is synchronous, because it is inside the "posedge" clock cycle code, so changes w/ the clock cycle. \downarrow b/c if (!resetn)

Simulation to reset FSM to starting state: set resetn = 0

Part 2

FSM to control a datapath.

$$Cx^2 + Bx + A$$

↳ 8 bit unsigned

R_x, R_a, R_b, R_c

$\begin{matrix} 1 & 1 & 1 & 1 \\ x & A & B & C \end{matrix}$

KEY1 is not clock, use clock - 50 50MHz clock

1) Currently $A^2 + C$

2) 1. load data into 4 registers C, X, A, B

2. compute Bx , load into B

3. compute $Bx + A$, load into B

4. compute x^2 , load into A

5. compute Cx^2 , load into A

6. compute $Cx^2 + Bx + A$, load into out register R

$$A=0, B=1, C=2, X=3$$

<u>Steps</u>	<u>Register State</u>	<u>Control Signals</u>
• load C into RC	RA RB RC RX C	• ld-c = 1
• load X into RX	X	• ld-x = 1
• load A into RA	A	• ld-a = 1, ld-alu-out = 0 ↓ select signal
• load B into RB	B	• ld-b = 1, ld-alu-out = 0
• multiply RB & RX, store in RB	Bx	• alu-select-a = 01 alu-select-b = 11 alu-op = 1 ld-alu-out = 1 ld-b = 1
• add RB & RA, store in RB	BxA	• alu-select-a = 01 alu-select-b = 00 alu-op = 0 ld-alu-out = 1 ld-b = 1
• multiply Rx & Rx, store in RA X^2	X^2	• alu-select-a = 11 alu-select-b = 11 alu-op = 1 ld-alu-out = 1 ld-a = 1
• multiply RA & RC, store in RA Cx^2	Cx^2	• alu-select-a = 00 alu-select-b = 10 alu-op = 1 ld-alu-out = 1 ld-a = 1
• add RA & RB store in R		• alu-select-a = 00 alu-select-b = 01 alu-op = 0 ld-r = 1

