


## Part 1

all or none

input w  $\rightarrow$  output z (1 if all or no 1 pulses)

overlapping allowed update next pre-edge



- 1) reset is active low. It is synchronous, because it is inside the "pre-edge" clock cycle code, so changes w/ the clock cycle. bit if (1 reset)

Simulation to reset FSM to starting state: set reset = 0

## Part 2

FSM to control a datapath.

$Z_A, R_A, R_B, R_C$

$Cx^2 + Bx + A$   $\rightarrow$  3 bit unsigned      |    |    |    |

why is not clock, use close-to source clock

1) Currently  $A^2 + C$

2) 1. load data into 4 registers  $C, X, A, B$

2. compute  $Bx$ , load into B

3. compute  $Bx + A$ , load into B

4. compute  $X^2$ , load into A

5. compute  $Cx^2$ , load into A


6. compute  $Bx^2 + Bx + A$ , load into out register B

$$A=0, B=1, C=2, X=3$$

<u>Steps</u>	<u>Register State</u>	<u>Control Signals</u>
• load C into RC	R <sub>A</sub> R <sub>B</sub> R <sub>C</sub> R <sub>X</sub> C	• ld_c = 1
• load X into RX	X	• ld_x = 1
• load A into RA	A	• ld_a = 1, ld_alu_out = 0 Jselectsignal
• load B into RB	B	• ld_b = 1, ld_alu_out = 0
• multiply RB & RX, store in RB	B <sub>X</sub>	• alu-select_a = 01 alu-select_b = 11 alu_op = 1 ld_alu_out = 1 ld_b = 1
• add RB & RA, store in RB	B <sub>X+A</sub>	• alu-select_a = 01 alu-select_b = 00 alu_op = 0 ld_alu_out = 1 ld_b = 1
• multiply RX & Rx, store in RA	X <sup>2</sup>	• alu-select_a = 11 alu-select_b = 11 alu_op = 1 ld_alu_out = 1 ld_a = 1
• multiply RA & RC store in RA	Cx <sup>2</sup>	• alu-select_a = 00 alu-select_b = 10 alu_op = 1 ld_alu_out = 1 ld_a = 1
• add Rx & RB store in R		• alu-select_a = 00 alu-select_b = 01 alu_op = 0 ld_r = 1

### 3) Controller FCM

- need 2 more clock cycles , 5 states in total



$\text{KEY}[\beta] \sim \text{repeat } (\text{act } \text{inv})$

$\text{KEY}[\alpha] \sim \beta\alpha$

```

// SW[0]:   reset signal
// SW[1]:   input signal (w)
// KEY[0]:   e lock

// LEDR[2:0]: current state
// LEDR[9]:   output (z)

endmodule sequence_detector(SW, KEY, LEDR);

input [9:0] SW;
input [3:0] KEY;
output [9:0] LEDR;

wire w, clk, result, z;

reg [2:0] y_Q, Y_D; // y_Q represents current state, Y_D represents next state

localparam A = 3'b000, B = 3'b001, C = 3'b010, D = 3'b011, E = 3'b100, F = 3'b101, G = 3'b110;

// Connect inputs and outputs to internal wires
assign w = SW[1];
assign clk = ~KEY[0];
assign result = SW[0];
assign LEDR[9] = z;
assign LEDR[2:0] = y_Q;

// State to logic
// The state table should only contain the logic for state transitions
// Do not mix in any output logic. The output logic should be handled separately.
// This will make it easier to add, modify and debug the code.
always @(*)
begin // Start of state_table
    case (y_Q)
        A: begin
            if(w) Y_D = A;
            else Y_D = B;
        end
        B: begin
            if(w) Y_D = A;
            else Y_D = C;
        end
        C: begin
            if(w) Y_D = E;
            else Y_D = D;
        end
        D: begin
            if(w) Y_D = E;
            else Y_D = F;
        end
        E: begin
            if(w) Y_D = A;
            else Y_D = G;
        end
        F: begin
            if(w) Y_D = B;
            else Y_D = E;
        end
        G: begin
            if(w) Y_D = A;
            else Y_D = C;
        end
        default: Y_D = A;
    endcase
end // End of state_table

// State Register (i.e., FPs)
always @(*)(posedge clk)
begin // Start of state_FPs (state register)
    if(result == 1'b0)
        y_Q <= A;
    else
        y_Q <= Y_D;
end // End of state_FPs (state register)

// Output logic
// Set z to 1 to turn on LED when in relevant state
assign z = (y_Q == F || y_Q == G);
endsequence

```

```
vhlib work  
vio g_din[8:0] sequence_detector.v
```

```
log {/*}  
add wave /*
```

```
# clk signal, start at 1 then go to 0  
force [KEY[0]]: 1 0,0 10 -r 20
```

```
# start 2.00 ns
```

```
# reset signal  
force [SW[0]]: 0
```

```
run 20 ns
```

```
# turn signal off, active low  
force [SW[0]]: 1
```

```
# specify w  
force [SW[1]]: 0
```


```
run 40 ns
```

```
force [SW[1]]: 1  
run 10.0 ns
```

```
force [SW[1]]: 0  
run 20 ns
```

```
force [SW[1]]: 1  
run 20 ns
```

```
force [SW[1]]: 0  
run 60 ns
```



```

//Sw[7:0] data_in
//KE Y[0] synchronous reset when pressed
//KE Y[1] go signal

//L_EDR displays result
//HEX0 & HEX1 also displays result

end module #(
    input [9:0] SW,
    input [3:0] KEY,
    input CLOCK_50,
    output [9:0] L_EDR,
    output [6:0] HEX0, HEX1);

wire [8:0] data_in;
wire go;
wire [7:0] data_result;
assign go = ~KEY[1];
assign resetn = KEY[0];

part2 v0(
    .clk(CLOCK_50),
    .resetn(data_in[8]),
    .gp(go),
    .data_in(SW[7:0]),
    .data_out(data_in[8])
);

assign L_EDR[9:0] = {2'b00, data_in[8]};

hex_decoder H0(
    .hex_digit(data_result[3:0]),
    .segments(HEX0)
);

hex_decoder H1(
    .hex_digit(data_result[7:4]),
    .segments(HEX1)
);

end module

end module part2(
    input clk,
    input [8:0] data_in,
    input go,
    input [7:0] data_out,
    output [7:0] data_out
);

// io to off wires to connect our data path and control
wire id_a, id_b, id_c, id_x, id_z;
wire id_alu_out;
wire [1:0] alu_select_a, alu_select_b;
wire alu_op;

control_C0(
    .clk(clk),
    .resetn(data_in[8]),
    .gp(go),
    .id_alu_out(id_alu_out),
    .id_x(id_x),
    .id_a(id_a),
    .id_b(id_b),
    .id_c(id_c),
    .id_z(id_z),
    .alu_select_a(alu_select_a),
    .alu_select_b(alu_select_b),
    .alu_op(alu_op)
);

datapath_D0(
    .clk(clk),
    .resetn(data_in[8]),
    .id_alu_out(id_alu_out),
    .id_x(id_x),
    .id_a(id_a),
    .id_b(id_b),
    .id_c(id_c),
    .id_z(id_z),
    .alu_select_a(alu_select_a),
    .alu_select_b(alu_select_b),
    .alu_op(alu_op),
    .data_in(data_in),
    .data_out(data_out)
);

```

);

endend of file

end of file contains if

```
    input clk;
    input ase_tq;
    input go;
    output reg [3:0] id_a, id_b, id_c, id_x, id_r;
    output reg [3:0] id_abc_out;
    output reg [1:0] alu_select_a, alu_select_b;
    output reg alu_op;
  
```

```
};

reg [3:0] current_state, next_state;

localparam S_LOAD_A      = 4'd0,
  S_LOAD_A_WAIT = 4'd1,
  S_LOAD_B      = 4'd2,
  S_LOAD_B_WAIT = 4'd3,
  S_LOAD_C      = 4'd4,
  S_LOAD_C_WAIT = 4'd5,
  S_LOAD_X      = 4'd6,
  S_LOAD_X_WAIT = 4'd7,
  S_CYCLE_0     = 4'd8,
  S_CYCLE_1     = 4'd9,
  S_CYCLE_2     = 4'd10,
  S_CYCLE_3     = 4'd11,
  S_CYCLE_4     = 4'd12;

// Next state logic alu or state to file
always@(*)
begin: state_table
  case (current_state)
    S_LOAD_A: next_state = go ? S_LOAD_A_WAIT : S_LOAD_A; // Loop in current state until value is input
    S_LOAD_A_WAIT: next_state = go ? S_LOAD_A_WAIT : S_LOAD_B; // Loop in current state until go signal goes low
    S_LOAD_B: next_state = go ? S_LOAD_B_WAIT : S_LOAD_B; // Loop in current state until value is input
    S_LOAD_B_WAIT: next_state = go ? S_LOAD_B_WAIT : S_LOAD_C; // Loop in current state until go signal goes low
    S_LOAD_C: next_state = go ? S_LOAD_C_WAIT : S_LOAD_C; // Loop in current state until value is input
    S_LOAD_C_WAIT: next_state = go ? S_LOAD_C_WAIT : S_LOAD_X; // Loop in current state until go signal goes low
    S_LOAD_X: next_state = go ? S_LOAD_X_WAIT : S_LOAD_X; // Loop in current state until value is input
    S_LOAD_X_WAIT: next_state = go ? S_LOAD_X_WAIT : S_CYCLE_0; // Loop in current state until go signal goes low
    S_CYCLE_0: next_state = S_CYCLE_1;
    S_CYCLE_1: next_state = S_CYCLE_2;
    S_CYCLE_2: next_state = S_CYCLE_3;
    S_CYCLE_3: next_state = S_CYCLE_4;
    S_CYCLE_4: next_state = S_LOAD_A; // we will be done our two operations, start over after
  default:   next_state = S_LOAD_A;
  endcase
end // state_table
end // state_table
```

// Output logic alu all of our datapath control signals

```
always@(*)
begin: enable_signals
  // By default make all our signals 0
  id_abc_out = 1'b0;
  id_a = 1'b0;
  id_b = 1'b0;
  id_c = 1'b0;
  id_x = 1'b0;
  id_r = 1'b0;
  alu_select_a = 2'b00;
  alu_select_b = 2'b00;
  alu_op = 1'b0;

  case (current_state)
    S_LOAD_A: begin
      id_a = 1'b1;
    end
    S_LOAD_B: begin
      id_b = 1'b1;
    end
    S_LOAD_C: begin
      id_c = 1'b1;
    end
    S_LOAD_X: begin
      id_x = 1'b1;
    end
    S_CYCLE_0: begin
      id_abc_out = 1'b1; id_b = 1'b1;
      alu_select_a = 2'b01;
      alu_select_b = 2'b11;
      alu_op = 1'b1;
    end
    S_CYCLE_1: begin
      id_abc_out = 1'b1; id_b = 1'b1;
      alu_select_a = 2'b01;
      alu_select_b = 2'b00;
      alu_op = 1'b0;
    end
  end
end
```

```

S_CYCLE_2: begin
    id_alu_out = 1'b1; id_a = 1'b1;
    alu_select_a = 2'b11;
    alu_select_b = 2'b0;
    alu_o_p = 1'b1;
end

S_CYCLE_3: begin
    id_alu_out = 1'b1; id_a = 1'b1;
    alu_select_a = 2'b00;
    alu_select_b = 2'b0;
    alu_o_p = 1'b1;
end

S_CYCLE_4: begin
    id_x = 1'b1; // output register
    alu_select_a = 2'b00;
    alu_select_b = 2'b0;
    alu_o_p = 1'b0;
end

// default: // don't need default since we already made sure all of our outputs were assigned a value at the start of the always block
endcase
end // enable_signals

// current state registers
always@(*posedge clk)
begin
    state_FFS;
    if(1'msb)
        case et_state
            S_LOAD_A;
            et
            case et_state == next_state;
        end // state_FFS
    endno
end

// no data paths(
    input clk,
    input a_in,
    input [7:0] data_in,
    input id_alu_out,
    input id_x, id_a, id_b, id_c,
    input id_x,
    input alu_o_p,
    input [1:0] alu_select_a, alu_select_b,
    output reg [7:0] data_out
);

// Input registers
reg [7:0] a, b, c, x;

// Output of the alu
reg [7:0] alu_out;
//alu input muxes
reg [7:0] alu_a, alu_b;

// Registers a, b, c, x with respective input logic
always@(*posedge clk) begin
    if (1'msb) begin
        a <= 8'd0;
        b <= 8'd0;
        c <= 8'd0;
        x <= 8'd0;
    end
    else begin
        if (id_a)
            a <= id_alu_out ? alu_o_out : data_in; // load alu_out if load_alu_out signal is high, otherwise load from data_in
        if (id_b)
            b <= id_alu_out ? alu_o_out : data_in; // load alu_out if load_alu_out signal is high, otherwise load from data_in
        if (id_x)
            x <= data_in;

        if (id_c)
            c <= data_in;
    end
end

// Output result register
always@(*posedge clk) begin
    if (1'msb) begin
        data_result <= 8'd0;
    end
    else
        if (id_x)
            data_result <= alu_out;
end

// The ALU inputs multiplexers
always@(*) begin
    case (alu_select_a)
        2'd0:
            alu_a = a;
        2'd1:
            alu_a = b;
        2'd2:
            alu_a = c;
    end

```

```

2'd3;
  alu_a = x;
  default: alu_a = 8'd0;
end case

case (alu_select_b)
  2'd0:
    alu_b = a;
  2'd1:
    alu_b = b;
  2'd2:
    alu_b = c;
  2'd3:
    alu_b = x;
  default: alu_b = 8'd0;
end case
end

// The ALU
always@(*)
begin: ALU
  // alu
  case (alu_op)
    0: begin
      alu_o_st = alu_a + alu_b; //performs addition
    end
    1: begin
      alu_o_st = alu_a * alu_b; //performs multiplication
    end
    default: alu_o_st = 8'd0;
  end case
end

end else dole

end case dole;

end case dole;

end case dole;
end

```

```

vlib work
vlog -work work fpga_to_p.v
vsim fpga_to_p

log {/*}
add wave /*

# clk signal
force [CLOCK_50] 0 0, 1 2 -r4
force [KEY[0]] 1
force [KEY[1]] 0

# load in A
force [SW[0]] 0
force [SW[1]] 1
force [SW[2]] 1
force [SW[3]] 0
force [SW[4]] 0
force [SW[5]] 0
force [SW[6]] 0
force [SW[7]] 0

run 10 ns

# gp signal
force [KEY[1]] 1
run 10 ns

# gp
force [KEY[1]] 0

# load in B
force [SW[0]] 1
force [SW[1]] 1
force [SW[2]] 1
force [SW[3]] 0
force [SW[4]] 0
force [SW[5]] 0
force [SW[6]] 0
force [SW[7]] 0

run 10 ns

# gp signal
force [KEY[1]] 1
run 10 ns

# gp
force [KEY[1]] 0

# load in C
force [SW[0]] 0
force [SW[1]] 1
force [SW[2]] 1
force [SW[3]] 1
force [SW[4]] 0
force [SW[5]] 0
force [SW[6]] 0
force [SW[7]] 0

run 10 ns

# gp signal
force [KEY[1]] 1
run 10 ns

# gp
force [KEY[1]] 0

# load in X
force [SW[0]] 1
force [SW[1]] 1
force [SW[2]] 0
force [SW[3]] 0
force [SW[4]] 0
force [SW[5]] 0
force [SW[6]] 0
force [SW[7]] 0

run 10 ns

# gp signal
force [KEY[1]] 1
run 50 ns

```





