

1.) 8-bit counter (bits labelled $Q_0 \dots Q_7$)



(hex) (counter)

rev. 00 0001 →

0 1
5 6 2
4 5

hex: 0 → 15

Same components, just different configuration

Q8. q is 4-bit counter. Max value not needed b/c: when you increment, will just "wrap" (b/c overflow)

- if we want 4-bit $\rightarrow 0-9$ count \Rightarrow Add a check for 9 (replace $q == 4'b1111$ w/ $q == 4'b1001$)
- full speed (50 MHz), expect to see flickering (count from 0 \rightarrow F in $1/50$ millionth of a second)
- How large a counter for 50 million clock cycles? $\lceil \log_2[50 \text{ million}] \rceil = 26$ bits needed
(same clk b/c synchronous)



Part III

Need 16 bits (Y longest)

1. S ... 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0
T - 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0
U ..- 1 0 1 0 1 1 1 0 0 0 0 0 0 0 0 0
V ...- 1 0 1 0 1 0 1 1 1 0 0 0 0 0 0 0
W -- - 1 0 1 1 1 0 1 1 1 0 0 0 0 0 0 0
X -..- 1 1 1 0 1 0 1 0 1 1 1 0 0 0 0 0
Y -.-.- 1 1 1 0 1 0 1 1 1 0 1 1 1 0 0 0
Z ---.. 1 1 1 0 1 1 1 0 1 0 1 0 0 0 0 0

count to 50 million \rightarrow $\frac{1 \text{ sec}}{50 \text{ million}} = 1 \text{ Hz}$
 $1 \text{ pulse} / 25 \text{ million} = 2 \text{ Hz}$
 5x 2x/second

