
Part I

1. Goded D latch, numbers are the pins



- 4. Input combinations of alk and D that shouldn't be tested first:
 - When clock is set to 0 initically, the outputs will be I out of NAND gete and so whatever the previous values were for Qa and Qb now be outputted (surch will be brendan, blc it's whatever was there prior).
 - Idea of clock 15 to store values consistently.
 - 00-11 = want to oranide assignments

Part I

- 1. When boad_n=1 and ShiftRight=0, behaviour of 8-bit shifter: loads the value of load-val into the begister
- 2. 8 bit Shift register

