


Part I

1. Gated D latch, numbers are the pins



000  
101  
100  
010  $\rightarrow A+B$

0010  
0100  
0110  
011  
100  
110  
111

4. Input combinations of clk and D that shouldn't be tested first:

- When clock is set to 0 initially, the outputs will be 1 out of NAND gate and so whatever the previous values were for Qa and Qb will be outputted (circuit will be random, b/c it's whatever was there prior).
- Idea of clock is to store values consistently.
- 00  $\rightarrow$  11  
11  $\rightarrow$  00  $\Rightarrow$  want to override assignments

Part II

- When load\_n=1 and shiftRight=0, behaviour of 8-bit shifter: loads the value of load\_val into the register
- 8 bit shift register

