

2) resetu is active low. It is synchronous, because it is inside the "posedge" clock cycle code, so changes w/ the clock cycle. bk if (! resetu)

Simulation to reset FSM to starting State: set resetn = 0

Part 2

PSM to control adatapath. Rx, Ra, Rb, Rc
Cx2+Bx+A bs bit unsigned i d l
A B C
KEYlis not clock, use Clock 50 50MHz clock


- 1) Convently A2+C
- 2) 1. 16ad data into 4 registers C, X,A,B
 - 2. compute By, load into B
 - 3. compute Bx + A, load into B
 - 4. compute x2, load onto A
 - 5. compute CX2, load into A
 - 6. compute on2+ Bx+A, load into out register R

A=0, B=1, C=2, X=3

1d-r=1

3) Controller FSM

- Weed 2 more clock cycles, 5 states in total



KEY[] = go