```
//Sw[7:0] data_in
//KEY[0] synchronous reset when pressed
//KEY[1] go signal
//LEDR displays result
//HEX0 & HEX1 also displays result
\begin{array}{ll} module \ fpga\_top(SW, KEY, CLOCK\_50, LEDR, HEX0, HEX1); \\ input \ [9:0] \ SW; \end{array}
   input [3:0] KEY;
  input CLOCK_50;
   output [9:0] LEDR;
   output [6:0] HEX0, HEX1;
   wire resetn;
   wire go;
   wire [7:0] data_result;
  assign go = \simKEY[1];
  assign resetn = KEY[0];
  part2 u0(
     .clk(CLOCK_50),
     .resetn(resetn),
     .go(go),
     .data_in(SW[7:0]),
     .data\_result(data\_result)
  assign LEDR[9:0] = {2'b00, data_result};
  hex_decoder H0(
     . hex\_digit(data\_result[3:0]),\\
     .segments(HEX0) \\
  hex_decoder H1(
     .hex_digit(data_result[7:4]),
.segments(HEX1)
endmodule
module part2(
  input clk,
   input resetn,
  input go,
input [7:0] data_in,
  output [7:0] data_result
  );
  /\!/ lots of wires to connect our datapath and control
  wire ld_a, ld_b, ld_c, ld_x, ld_r; wire ld_alu_out;
   wire [1:0] alu_select_a, alu_select_b;
  wire alu_op;
  control C0(
     .clk(clk),
     .resetn(resetn),
     .go(go),
     .ld_alu_out(ld_alu_out),
.ld_x(ld_x),
     .ld a(ld a),
     .ld_b(ld_b),
     .ld_c(ld_c),
     .ld_r(ld_r),
     .alu_select_a(alu_select_a),
     .alu_select_b(alu_select_b),
     .alu\_op(alu\_op)
  datapath D0(
     .clk(clk),
     .resetn(resetn),
     .ld\_alu\_out(ld\_alu\_out),
     .ld_x(ld_x),
.ld_a(ld_a),
     .ld_b(ld_b),
     .ld_c(ld_c),
     .ld\_r(ld\_r),
     .alu_select_a(alu_select_a),
     .alu_select_b(alu_select_b),
     .alu_op(alu_op),
     .data in(data in),
     .data result(data result)
```

```
endmodule
module control(
   input clk,
   input resetn,
   input go,
   output reg ld_a, ld_b, ld_c, ld_x, ld_r,
   output reg ld_alu_out,
   output reg [1:0] alu_select_a, alu_select_b,
   output reg alu_op
   reg [3:0] current_state, next_state;
   \begin{array}{ll} local param \ S\_LOAD\_A & = 4'd0, \\ S\_LOAD\_A\_WAIT & = 4'd1, \\ \end{array} 
             S_LOAD_B
                                   = 4'd2,
             S_LOAD_B_WAIT = 4'd3,
            S_LOAD_C = 4'd4,
S_LOAD_C_WAIT = 4'd5,
            S_LOAD_X = 4'd6,
S_LOAD_X_WAIT = 4'd7,
S_CYCLE_0 = 4'd8,
                                    = 4'd9.
             S CYCLE 1
             S_CYCLE_2
                                    = 4'd10.
             S_CYCLE 3
                                    = 4'd11.
                                   = 4'd12;
            S_CYCLE_4
   // Next state logic aka our state table
   always@(*)
   begin: state_table
         case (current state)
            S_LOAD_A: next_state = go ? S_LOAD_A_WAIT : S_LOAD_A; // Loop in current state until value is input
            S_LOAD_A_WAIT: next_state = go? S_LOAD_A_WAIT: S_LOAD_B; // Loop in current state until go signal goes low S_LOAD_B: next_state = go? S_LOAD_B_WAIT: S_LOAD_B; // Loop in current state until value is input
            S_LOAD_B_WAIT: next_state = go ? S_LOAD_B_WAIT: S_LOAD_C; // Loop in current state until go signal goes low S_LOAD_C: next_state = go ? S_LOAD_C_WAIT: S_LOAD_C; // Loop in current state until value is input
            S_LOAD_C: next_state = go? S_LOAD_C_wAIT: S_LOAD_C; // Loop in current state until value is input
S_LOAD_C WAIT: next_state = go? S_LOAD_C_WAIT: S_LOAD_X; // Loop in current state until go signal goes low
S_LOAD_X: next_state = go? S_LOAD_X_WAIT: S_LOAD_X; // Loop in current state until value is input
S_LOAD_X_WAIT: next_state = go? S_LOAD_X_WAIT: S_CYCLE_0; // Loop in current state until go signal goes low
S_CYCLE_0: next_state = S_CYCLE_1;
S_CYCLE_1: next_state = S_CYCLE_2;
S_CYCLE_2: next_state = S_CYCLE_2;
             S CYCLE_2: next_state = S_CYCLE_3;
            S_CYCLE_3: next_state = S_CYCLE_4;
S_CYCLE_4: next_state = S_LOAD_A; // we will be done our two operations, start over after
         default: next_state = S_LOAD A;
      endcase
   end // state table
   // Output logic aka all of our datapath control signals
   always @(*)
   begin: enable_signals
      // By default make all our signals 0
      ld_alu_out = 1'b0;
      1d^{-}a = 1'b0;
      1d^{-}b = 1'b0;
      1d^{-}c = 1'b0;
      1d^{-}x = 1'b0;
      ld_r = 1'b0;
      alu_select_a = 2'b00;
      alu\_select\_b = 2'b00;
                   = 1'b0;
      alu op
      case (current_state)
         S_LOAD_A: begin Id_a = 1'b1;
            end
          S_LOAD_B: begin
            b = 1'b1;
            end
          S_LOAD_C: begin
             1d c = 1'b1;
            end
          S LOAD_X: begin
            \int 1d \ x = 1'b1;
            end
          S CYCLE 0: begin
            Id alu out = 1'b1; ld b = 1'b1;
            alu_select_a = 2'b01;
alu_select_b = 2'b11;
            alu\_op = 1'b1;
         end
          S CYCLE 1: begin
            ld_alu_out = 1'b1; ld_b = 1'b1;
             alu_select_a = 2'b01;
            alu select b = 2'b00;
            alu op = 1'b0;
```

);

end

```
S_CYCLE_2: begin
           ld_alu_out = 1'b1; ld_a = 1'b1;
           alu\_select\_a = 2'b11;
           alu_select_b = 2'b11;
           alu_op = 1'b1;
        end
        S_CYCLE_3: begin
           ld_alu_out = 1'b1; ld_a = 1'b1;
           alu_select_a = 2'b00;
alu_select_b = 2'b10;
           alu_op = 1'b1;
        end
        S_CYCLE_4: begin
           ld_r = 1'b1; // output register
           alu\_select\_a = 2'b00;
           alu\_select\_b = 2'b01;
           alu_op = 1'b0;
        end
     // default: // don't need default since we already made sure all of our outputs were assigned a value at the start of the always block
     endcase
  end // enable_signals
  // current_state registers
  always@(posedge clk)
  begin: state_FFs
     if(!resetn)
        current_state <= S_LOAD A;
     else
  current_state <= next_state;
end // state_FFS
endmodule
module datapath(
  input clk,
  input resetn,
  input [7:0] data_in,
  input ld_alu_out,
  input ld_x, ld_a, ld_b, ld_c,
  input ld_r,
  input alu_op,
input [1:0] alu_select_a, alu_select_b,
  output reg [7:0] data_result
  );
  // input registers
  reg [7:0] a, b, c, x;
  // output of the alu
reg [7:0] alu_out;
  // alu input muxes
  reg [7:0] alu_a, alu_b;
  // Registers a, b, c, x with respective input logic
  always @ (posedge clk) begin
if (!resetn) begin
        a \le 8'd0;
        b \le 8'd0;
        c \le 8'd0;
        x \le 8'd0;
     end
     else begin
        \begin{array}{l} \mbox{if } (\mbox{Id\_a}) \\ \mbox{a} \mathrel{<=} \mbox{Id\_alu\_out ? alu\_out : data\_in; // load alu\_out if load\_alu\_out signal is high, otherwise load from data\_in .} \\ \end{array} 
        if (ld_b)
           b <= ld_alu_out ? alu_out : data_in; // load alu_out if load_alu_out signal is high, otherwise load from data_in
        if (ld_x)
           x <= data_in;
        if (ld_c)
           c <= data_in;
     end
  end
  // Output result register
  always @ (posedge clk) begin
     if (!resetn) begin
data_result <= 8'd0;
     end
     else
        if(ld r)
           data_result <= alu_out;
  // The ALU input multiplexers
  always @(*)
  begin
     case (alu_select_a)
        2'd0:
           alu_a = a;
        2'd1:
          alu_a = b;
        2'd2:
           alu a = c;
```

```
2'd3:
                   alu_a = x;
              default: alu_a = 8'd0;
          endcase
          case (alu_select_b)
              2'd0:
                   alu_b = a;
               2'd1:
                   alu_b = b;
              2'd2:
                   alu_b = c;
              2'd3:
             alu_b = x;
default: alu_b = 8'd0;
         endcase
    end
    // The ALU
    always @(*)
begin : ALU
         // alu
          case (alu_op)
              0: begin
                     alu_out = alu_a + alu_b; //performs addition
                  end
               1: begin
                      alu_out = alu_a * alu_b; //performs multiplication
                  end
              default: alu_out = 8'd0;
         endcase
    end
endmodule
module hex_decoder(hex_digit, segments);
    input [3:0] hex_digit;
output reg [6:0] segments;
    always @(*)
          case (hex_digit)
             ase (hex_digit)
4'h0: segments = 7'b100_0000;
4'h1: segments = 7'b111_1001;
4'h2: segments = 7'b010_0100;
4'h3: segments = 7'b011_0000;
4'h4: segments = 7'b001_1001;
4'h5: segments = 7'b001_0010;
4'h6: segments = 7'b000_0010;
4'h7: segments = 7'b111_1000;
4'h8: segments = 7'b000_0000;
4'h9: segments = 7'b000_10001;
             4'h8: segments = 7'b000_0000;

4'h9: segments = 7'b001_1000;

4'hA: segments = 7'b000_1000;

4'hB: segments = 7'b000_0011;

4'hC: segments = 7'b100_0110;

4'hD: segments = 7'b010_0001;

4'hE: segments = 7'b000_0110;

4'hF: segments = 7'b000_1110;

default: segments = 7'h7f;
         endcase
endmodule
```