


1.a)



b) library IEEE;
use IEEE.std_logic_1164.all;

entity E is

port (x_1, x_0 : in std_logic);

end E;

architecture A of E is

signal y_1, y_0, Y_1, Y_0 : std_logic;

begin

$Y_1 \leftarrow (y_1 \text{ and } y_0 \text{ and } x_1) \text{ or } (y_1 \text{ and not } (y_0) \text{ and } x_0) \text{ or } ($
 $\text{not } (y_1) \text{ and } y_0 \text{ and not } (x_1) \text{ and } x_0);$

$Y_0 \leftarrow (x_1 \text{ and } x_0) \text{ or } (x_1 \text{ and } y_0);$

process (y_1, y_0)

begin

$y_1 \leftarrow Y_1;$


$y_0 \leftarrow Y_0;$

end process; end A;

c)

$x_1 x_0$	00	01	11	10
00	00	00	01	00
01	00	10	01	01
11	00	00	11	11
10	00	10	11	00

— $y_1 y_0$




e) Potential problems in its functioning include critical races when we want to go from state 01 to state 10 and from state 11 to state 00.

f) No matter how the states are encoded, we will have a critical race so we have to add some extra states and increase the encoding to 3 bits.

	00	01	11	10
0	B'	B	A	D
1	X	X	C'	C

C' is a clone of C
 B' is a clone of B



$y_2 y_1 y_0$	$x_1 x_0$	00	01	11	10
B ¹ 000		011	010	000	000
B 001		011	000	001	001
A 011		011	011	001	011
D 010		011	010	110	011
C 110		111	111	110	110
C ¹ 111		011	011	111	111
X 101		xxx	xxx	xxx	xxx
X 100		xxx	xxx	xxx	xxx

States transition table

$y_2 y_1 y_0$	$x_1 x_0$	00	01	11	10
000		0	0	0	0
001		0	0	0	0
011		0	0	0	0
010		0	0	1	0
110		1	1	1	1
111		0	0	1	1
101		x	x	x	x
100		x	x	x	x

$$Y_2 = y_2 x_1 + y_2 y_1 \bar{y}_0 + y_1 \bar{y}_0 x_1 x_0$$

y_1		00	01	11	10
00		1	1	0	0
01		1	0	0	0
11		1	1	0	1
10		1	1	1	1
11		1	1	1	1
10		x	x	x	x
10		x	x	x	x

$$Y_1 = y_2 + y_1 \bar{y}_0 + \bar{x}_0 \bar{x}_1 + y_1 \bar{x}_1 x_0 + \bar{y}_2 \bar{y}_1 \bar{y}_0 \bar{x}_1$$

The groups that are in the top and bottom half of the KMAP have to be symmetrical to the half

Same for Y_0 (Kmap procedure)