


$$\overline{I_{\Lambda}} = 1 + \Delta^3 \qquad \overline{I_{\Delta}} = 1 + 2\Delta + \Delta^4$$

T3 is for (304/3)




a) the transfer function is calculated according to the formula:

$$73 = 71 + 72 = 1+03 + 1 + 20 + 04 =$$

 $= 2 + 20 + 0^{3} + 0^{4}$ 

drawing the schematic:



c) the impulse response of 73 is h, which is the response to the hypot sequence 1000... and in our case h = 22011

d) We have the input seguence: 2123

- in preparation: 2\*722011) = 44022
3\*(22011) = 11033

6) library IEEE ux IEEE. std-logic-1164 all; use iEEE. std-logic-arith.all; use iEEE. std-logic-unsigned.all; entity and is port(x: in std-logic-vector(2 downto 0); 3 Gett GF(5) 2: out std-légic-vector(2 doronto0)), end aut architecture art of aut yo signal m1, m2, d3, d1, std-logic-vector (2 dovonto 0); Cegin firstplus: adder port map (A=)d3, B=) x, out => d1); multiplierd: muld port map (Wr=) x, result => m1); second plus: adder port map (A => m1, B=> d1, out => d0); multiple: muld pool map (wr = x, result = m2); last plus: adder port map (A > do, B > m2, out 1 > 2); end out; port (A, B: in Ad-logic-vector (2 doronto 0); out!: Out Ad-logic-vector (2 doronto 0))) component, adder is end components Component mul 2 1)
Component mul 2 1)
port (Mr; in std\_logic\_vector (2 downto 0));
rosult: out std\_logic\_vector (2 downto 0)); end component,