

## Problem 1

$$Y_1 = y_1 y_0 x_1 + y_1 \bar{y}_0 x_0 + \bar{y}_1 y_0 \bar{x}_1 x_0$$


$$Y_0 = \cancel{x_1} x_0 + x_1 y_0$$

- asyn automaton

a) Draw the schematic

$x_1, x_0$  - inputs

~~$y_1, y_0, x_1, x_0$~~



b) Implement in VHDL

library IEEE;

use IEEE.std\_logic-1164.all;

use IEEE.std\_logic-arith.all;

use IEEE.std\_logic-unsigned.all;

entity prob1 is

```

    port (X1, X0 : in std_logic;
          Y1, Y0 : out std_logic);
end prob1;

```

architecture arch of prob1 is

```

    signal Y1, Y0 : std_logic;

```

```

begin
    Y1 := '0'; Y0 := '0'; -- initialization

```

```

    process (X1, X0)

```

```

    begin

```

```

        Y1 <= (Y1 and Y0 and X1) or (Y1 and (not Y1) and X0)
              or ((not Y1) and Y0 and (not X1) and X0);

```

```

        Y0 <= (X1 and X0) or (X1 and Y0);

```

```

    end process;

```

```

    Y1 <= Y1;

```

```

    Y0 <= Y0;

```

```

end arch;

```

c) Determine state transition:

State Y1 Y0	Inputs X1 X0			
	00	01	11	10
00	00/00	00/00	01/01	00/00
01	00/00	<del>00/00</del>	01/01	01/01
10	00/00	10/10	11/11	00/00
11	00/00	00/00	11/11	00/00

outputs same as next state here

(I considered Y1 Y0 outputs here as well as functions) but it was not a good idea

for 0000  $\Rightarrow y_1 = 0 + 0 + 0 = 0$   
 $y_1 y_0 x_1 x_0$   
 $y_0 = 0 + 0 = 0$

	AND
00	0
01	0
10	0
11	1

	OR
00	0
01	1
10	1
11	1

for 0001  $\Rightarrow y_1 = 0$   
 $y_0 = 0$

for 0010  $\Rightarrow y_1 = 0; y_0 = 0$

for 0011  $\Rightarrow y_1 = 0$   
 $y_0 = 1$

for 0100  $\Rightarrow y_1 = 0; y_0 = 0$

0101  $\Rightarrow y_1 = 0 + 0 + 1 = 1; y_0 = 0 + 0 = 0$

0111  $\Rightarrow y_1 = 0 + 0 + 1 = 1; y_0 = 1 + 1 = 1$

0110  $\Rightarrow y_1 = 0 + 0 + 0 = 0; y_0 = 0 + 1 = 1$

for 1000  $\Rightarrow y_1 = 0 + 0 + 0 = 0; y_0 = 0$

1001  $\Rightarrow y_1 = 0 + 1 + 0 = 1; y_0 = 0 + 0 = 0$

1011  $\Rightarrow y_1 = 0 + 1 + 0 = 1; y_0 = 1 + 0 = 1$

1010  $\Rightarrow y_1 = 0 + 0 + 0 = 0; y_0 = 0$

for 1100  $\Rightarrow y_1 = 0 + 0 + 0 = 0; y_0 = 0$

1101  $\Rightarrow y_1 = 0 + 0 + 0 = 0; y_0 = 0 + 0 = 0$


1111  $\Rightarrow y_1 = 1; y_0 = 1$

1010  $\Rightarrow y_1 = 0 + 0 + 0 = 0; y_0 = 0 + 0 = 0$

d) Transition graph

Encode states like this:

A 00  
 B 01  
 C 10  
 Δ 11






e) Potential problems are critical races: we have this kind of ~~problem~~ problem at the transition from:

$$\Delta \rightarrow A \quad (11 \rightarrow 00)$$

$$B \rightarrow C \quad (01 \rightarrow 10)$$

f) We can solve this by adding another state variable and two new states like so:



Trying to encode them adjacently:

	00	01	11	10
0	A <sub>A</sub>	B <sub>B</sub>	B' <sub>B</sub>	C <sub>C</sub>
1	A' <sub>A</sub>	<del>B</del> <sub>B</sub>	A' <sub>A</sub>	A <sub>C</sub>

So we have states:

000	A
001	B
010	C
011	B'
100	A'
101	-
110	A
111	-

g) New transition table:

States \ $x_1 x_0$					
		00	01	11	10
A	000	(000)	000	001	(000)
B	001	000	(001)	(001)	<del>(001)</del>
C	010		(010)		
B'	011				
A'	100	000	000	(100)	000
-	101	-	-	-	-
A	110	100	100	(111)	100
-	111	-	-	-	-