


Problem 5



Problem 5

a) memories:

I will implement the automaton, using the state addressing method, more exactly with pair addresses:

We have 5 states, therefore I will encode them on 3 bits:

Standby: 000

Run: 001

Suspend: 010

Resume: 011

Wait: 100

b)

Capacity

c) trans

table

d) reduction

Therefore the memory content is:

Current State	Condition (i_2, i_1, i_0)	Next State False	Next State True	Output (z_1, z_2, z_3)
0h	00	0h	1h	110
1h	01	2h	1h	011
2h	xx	3h	3h	100
3h	01	1h	4h	000
4h	10	4h	0h	110
5h	xx	x	x	000
6h	xx	x	x	000
7h	xx	x	x	000

address

content

I choose this method because our automaton is a Moore machine (outputs only depend on current state) and that meant that I didn't need to change anything. Also, by choosing the pair address method, I can encode the states arbitrarily.


Encoding of conditions is:

$i_0 = 00$

$i_1 = 01$

$i_2 = 10$

The schematic is:



b) The capacity of our memory follows the formula:

$$C = 2^n \cdot (f + t + c + m)$$

where in our case:

$n = \text{bits for states} = 3$

$f = t = \text{bits for states} = 3$

$c = \text{cond bits (for } 1/2, 1/1, 1/0) = 2$

$m = \text{output bits} = 3$

\Rightarrow the capacity is:

$$C = 2^3 (3 + 3 + 3 + 2) =$$

$$= 8 \cdot (9 + 2) =$$

$$= 8 \cdot 11 = 88 \text{ 'data locations'}$$

c) Transitions table:

State \ inp	1/2	1/1	1/0	z
0h	000	001	011	000
1h	000	001	011	110
2h	000	001	011	011
3h	000	001	011	100
4h	000	001	011	110

$\rightarrow 1/2, 1/1, 1/0$