


4. GF5

a)  $T_1 = 1 + D^3$ ,  $T_2 = 1 + 2D + D^4$

They are connected in parallel, so  $T_3 = T_1 + T_2$

$\Rightarrow T_3 = 2 + 2D + D^3 + D^4$



b) c) According to the block schematic and the transfer function, the impulse response is  $h = 22011$

d) The input sequence is 2123, so the response will be  $2h + Dh + 2D^2h + 3D^3h$

$h$	2	2	0	1	1	0	0	0	0	...
$2h$	4	4	0	2	2	0	0	0	0	
$Dh$	0	2	2	0	1	1	0	0	0	
$2D^2h$	0	0	4	4	0	2	2	0	0	
$3D^3h$	0	0	0	1	1	0	3	3	0	
Response	4	1	1	2	4	3	0	3	0	0...

Response is obtained by adding the 4 lines, bit by bit, without carry, using operations in GF5


Response is 4112430300...0

e) To get  $T_3^{-1}$ , we must first find:

$2^{-1} = 3$  in GF5 because  $2 \cdot 3 = 1$

$-2 = 3$  in GF5

$-1 = 4$  in GF5



b) D flip flop in GF(5) is on 4 bits:

library IEEE;

use IEEE.std\_logic\_1164.all;

entity DFF is

port(D: in std\_logic\_vector(3 downto 0);

CLK: in std\_logic;

Q: out std\_logic\_vector(3 downto 0));

end DFF;

architecture A of DFF is

begin

process(CLK)

if CLK'EVENT and CLK='1' then

Q <= D;

end if;

end process;

end A;

Top-level:

library IEEE;

use IEEE.std\_logic\_1164.all;

use IEEE.std\_logic\_arith.all;

entity T is

port(\*CLK: in std\_logic;

~~Z: out std\_logic~~);

~~end T;~~ x: in std\_logic\_vector(3 downto 0);

Z: out std\_logic\_vector(3 downto 0));

end T;



architecture A of T is

begin

process (CLK)

variable  $N_1, N_2, N_3, N_4, N_5, N_6, N_7, N_8$ :  
std\_logic\_vector (3 downto 0);

$N_1 := X(2 \text{ downto } 0) \& '0';$

$N_2 := N_1;$

DFF: port map ( ~~$D \Rightarrow N_2$~~ ,  $Q \Rightarrow N_3$ );

~~$N_4 := X;$~~

~~DFF: port map ( $D \Rightarrow N_4$ ,  $Q \Rightarrow N_5$ );~~

~~DFF: port map ( $D \Rightarrow N_5$ ,  $Q \Rightarrow N_6$ );~~

$N_7 := X;$

DFF: port map ( $D \Rightarrow N_7$ ,  $Q \Rightarrow N_8$ );

$N_4 := X + N_8;$

DFF: port map ( $D \Rightarrow N_4$ ,  $Q \Rightarrow N_5$ );

DFF: port map ( $D \Rightarrow N_5$ ,  $Q \Rightarrow N_6$ );

$N_3 := N_4 + N_1;$

~~end process;~~

$Z \leq N_1;$

end process;

end A;