

2. 1000: And
0001: Or
0011: Xor
0110: Add
1110: Subtract
1100: Mul by 2

library IEEE;

use IEEE.std_logic_1164.all;

use IEEE.std_logic_arith.all;

entity ALU is

port (A, B: in std_logic_vector(31 downto 0);

OUT: out std_logic_vector(31 downto 0);

zero, overflow, carryout: out std_logic;

carryin: in std_logic;

ctrl: in std_logic_vector(3 downto 0));

end ALU;

architecture A of ALU is

signal S: std_logic_vector(32 downto 0);

begin

~~process (A, B)~~

process (A, B, ctrl)

begin

case ctrl is

when "1000" => ~~OUT <= A and B;~~

~~OUT <= A and B;~~ zero <= '0'; overflow <= '0';
S <= '0' & (A and B); carryout <= '0';

when "0011" => ~~OUT <= A or B;~~

S <= '0' & (A or B); zero <= '0'; overflow <= '0';
carryout <= '0';

when "0011" \Rightarrow ~~OUT \leftarrow A XOR B;~~ S \leftarrow '0' & (A XOR B);
zero \leftarrow '0'; overflow \leftarrow '0'; carryout \leftarrow '0';

when "0110" \Rightarrow ~~OUT \leftarrow A + B;~~ S \leftarrow '0' & A + B; if carryin = '1' then
if A(31) = '1' and B(31) = '1' then ^{S \leftarrow S + 1;} end if;
overflow \leftarrow '1'; carryout \leftarrow '1';
end if;

when "1110" \Rightarrow ~~OUT \leftarrow A - B;~~ S \leftarrow '0' & (A - B);
if A < B then carryout \leftarrow '1';
end if;

when "1100" \Rightarrow if A(31) = '1' then overflow \leftarrow '1';
end if;
~~OUT \leftarrow S \leftarrow A and S \leftarrow A & '1';~~
S(31 downto 0) \leftarrow A(30 downto 0) & '0';

when others \Rightarrow zero \leftarrow '1';
overflow \leftarrow '0'; carryout \leftarrow '0';

end case;

~~end process;~~

OUT \leftarrow S(31 downto 0);

~~end A;~~

end process;

end A;