

Problem 4


(52') 35 min

30413

$GH(5)$

$$T_1 = 1 + \Delta^3 \quad T_2 = 1 + 2\Delta + \Delta^4$$


T_3 is for (30413)



a) the transfer function is calculated according to the formula:

$$\begin{aligned} T_3 &= T_1 + T_2 = 1 + \Delta^3 + 1 + 2\Delta + \Delta^4 = \\ &= 2 + 2\Delta + \Delta^3 + \Delta^4 \end{aligned}$$

drawing the schematic:



c) the impulse response of T_3 is h , which is the response to the input sequence 1000... and in our case $h = 22011$

d) We have the input sequence: 2123

- in preparation:

$$\begin{aligned} 2 * (22011) &= 44022 \\ 3 * (22011) &= 11033 \end{aligned}$$

h	22011
$2h$	44022
$2\Delta h$	44022
$\Delta^3 h$	220

$$h = 22011$$

$2h$	44 022
Δh	022011
$2\Delta^2 h$	0024022
$3\Delta^3 h$	00011033
Response	4412430300...

The response to 2123 is the sequence 4412430300...


e) We have $T_3^3 = 2 + 2\Delta + \Delta^3 + \Delta^4$

2^{-1} (in $GF(5)$) is = 3 (exists) $\begin{matrix} 2 \cdot 1 = 2 \\ 2 \cdot 2 = 4 \\ 2 \cdot 3 = 1 \end{matrix}$

$-2 = 3$

$-1 = 4$

With this knowledge in mind, the reverse automaton is:



$$T_3^{-1} = \frac{1}{T_3} = \frac{1}{2 + 2\Delta + \Delta^3 + \Delta^4}$$

b) -- because we have 4 possible states in $GF(5)$, we use now on 3 bits

a) multiplier by 2 in $GF(5)$:

X_2	X_1	X_0	P_2	P_1	P_0
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	0	0	2
1	0	0	0	1	1
1	0	1	x	x	x
1	1	0	x	x	x
1	1	1	x	x	x

6) library IEEE

use IEEE.std_logic-1164.all;

use IEEE.std_logic-arith.all;

use IEEE.std_logic-unsigned.all;

entity aut is

port (x: in std_logic_vector(2 downto 0); -- 3 bits GF(5)
z: out std_logic_vector(2 downto 0));

end aut;

architecture arch of aut is

signal m1, m2, d3, d1, d0: std_logic_vector(2 downto 0);

begin

firstplus: adder port map (A => d3, B => x, out1 => d1);

multiplexer2: mul2 port map (nr => x, result => m1);

secondplus: adder port map (A => m1, B => d1, out1 => d0);

multiplexer2: mul2 port map (nr => x, result => m2);

lastplus: adder port map (A => d0, B => m2, out1 => z);

end arch;

~~multiplier~~

~~entity mul2~~

Component adder is

port (A, B: in std_logic_vector(2 downto 0);
out1: out std_logic_vector(2 downto 0));

end component;

Component mul2 is

port (nr: in std_logic_vector(2 downto 0);
result: out std_logic_vector(2 downto 0));

end component;