```
1000 : And
0001: Oh
0011: Xmd1
0110: Add
 MAD: Substract
 1100: Mul by 2
 library IEEE;
  ube IEEE. odd_ logic_1164.all;
  use IEEE. std_logic_with. all;
   entity ALU io
       port (A,O: in otd. logic_vector(31 downto 0);
         OUT 0: out std_logic_vector (31 downto 0);
             Zono, overflow, cooyout: out 13th logic;
              calony in in std-logic;
               contle in std-logic-vector (3 downto 0))
    and ALU;
    architecture A of ALU is is
      sigmal 5: atd-logic-vector (32 dounts 0);
     begin
      phocess (A,B)
       phocess (A,B, cuttl)
        begin
            case contl is
               when "1000" => 0(= A and B)
             out = A amd &; teho = 'o'; over-grow = 'o';
5= 'o'2 (A amd &); contrajout = 'o';
              when "0011" =) OUT = A 22 8;
               56'0'&(A on B); 2000 6'0'; BuoyPow 6'0'
                                         coorunput & 101;
```

```
((B 18mx A) 3'0' = 3 (8 18mx A 2 700 (= "1100" MONUM
                 ZOTO 6'0'; OVERPRON 6'0; CONSUMONT 6'0;
when "0110" => ONTEA+B; SE'O' & A+B; if coveryin=11' then
                  if A(31)='1' and B(31)='1' then end it's
                      overflow = 1'; corrugard = 11;
                   end is;
 when "1110" => OUTEA 0; SE'O'E(A-B);
                   if ALB than coorugant = 1's
                     ifi bus
 when " 1100" =)
                  if A(31)=11 than averylow (=11)
                    OUT & SEA and SEARIO'S
                         5(31 downto 0) (= A(30 downto 0) & 0;
  when others = zono = 11';
                    enorthouse 10's consugant = 10;
    and case;
    and belocope;
     OUTES (31 downto 0);
   and A;
       and phocoso;
      end A;
```