


J1对应核心板J2




J2对应核心板J3



J3对应核心板J4




J4对应核心板J5




Title:	
Drawing No:	Version:
Drawn By:	Date:
Checked By:	Date:
Approved By:	Date:
Size A3	Sheet: 5/5

SFP0



SFP1



Title:	
Drawing No:	Version:
Drawn By:	Date:
Checked By:	Date:
Approved By:	Date:
Size A3	Sheet: 5/5

The ripple of AVDDH/DVDDH/SVDDH should be less then 50mV

The ripple of AVDDL/DVDDL/SVDDL/PLLVDDL should be less than 30mV

3.3V need 350mA ⟶ AVDDH 300mA

1.2 need 750mA ⟶ DVDDL 500mA

FPGA-IO

FPGA内部串行解码

Ethernet0

PHY enable

SLED enable

Power on light enable

b010, QSGMII x1 + COPPER x4 mode

Title:	
Drawing No:	Version:
Drawn By:	Date:
Checked By:	Date:
Approved By:	Date:
Size A3	Sheet: 5/5

The ripple of AVDDH/DVDDH/SVDDH should be less then 50mV

The ripple of AVDDL/DVDDL/SVDDL/PLLVDDL should be less than 30mV

3.3V need 350mA ⟶ AVDDH 300mA

1.2 need 750mA ⟶ DVDDL 500mA

FPGA-IO

FPGA内部串行解码

Ethernet1


PHY enable


SLED enable


Power on light enable


b010, QSGMII x1 + COPPER x4 mode


Title:	
Drawing No:	Version:
Drawn By:	Date:
Checked By:	Date:
Approved By:	Date:
Size A3	Sheet: 5/5














Title:	
Drawing No:	Version:
Drawn By:	Date:
Checked By:	Date:
Approved By:	Date:
Size A3	Sheet: 5/5







Title:	
Drawing No:	Version:
Drawn By:	Date:
Checked By:	Date:
Approved By:	Date:
Size A3	Sheet: 5/5